

S. HAN<sup>1</sup>  
X. LIU<sup>1</sup>  
J.-P. HAN<sup>2</sup>  
C. ZHOU<sup>1,✉</sup>

## Polymer thin-film transistors with high dielectric constant gate insulators

<sup>1</sup> Department of Electrical Engineering, University of Southern California, Los Angeles, CA 90089, USA

<sup>2</sup> Department of Electrical Engineering, Yale University, New Haven, CT 06520, USA

Received: 25 April 2003 / Accepted: 2 June 2003  
Published online: 1 August 2003 • © Springer-Verlag 2003

**ABSTRACT** Field-effect transistors consisting of poly(3-hexylthiophene) have been fabricated with high dielectric constant SrBi<sub>2</sub>Ta<sub>2</sub>O<sub>9</sub> films working as the gate insulator. Significantly enhanced gate effects were observed in these devices compared to similar transistors with conventional SiO<sub>2</sub> gate dielectric. Our devices exhibited operating voltages around 10 V, as compared to about 100 V for devices employing SiO<sub>2</sub> as the gate dielectric. Moreover, inverters based on such polymer transistors were demonstrated with nice input–output characteristics.

PACS 82.35.Cd

The research on organic thin-film semiconductor devices has attracted a lot of attention since early reports on organic field-effect transistors [1, 2]. These transistors can be prepared at low cost and provide large-area coverage even on plastic substrates, thus having great potential to be used in flat-panel displays, integrated flexible logic circuits [3] and sensor arrays [4]. The core of the fabrication approach lies in the preparation of the organic thin films, which typically involves evaporation of small organic molecules [5] such as pentacene, self-assembling of functionalized molecular wires [6] or spin coating of a desired organic semiconductor from its solution [7]. Of particular interest is the spin coating of poly(3-hexylthiophene) (P-3HT), which has been shown to form highly ordered films and render field-effect transistors with high mobilities [7]. Despite the utmost importance of such polymer thin-film transistors, their practical applications for flat-panel displays and flexible logic circuits have been hindered by the high operating voltages involved (typically ~ 100 V in [7]) due to the inefficiency


of the SiO<sub>2</sub> gate dielectric. High- $\kappa$  dielectrics have been pursued to replace SiO<sub>2</sub> as gate insulators [8]. In this paper we report our approach toward polymer transistors with low operating voltages (~ 10 V) by employing high gate dielectric SrBi<sub>2</sub>Ta<sub>2</sub>O<sub>9</sub> (SBT) [5, 9, 10]. SBT films are known to possess high dielectric constants and hence can generate significantly more gate capacitance per unit area than the conventional SiO<sub>2</sub> gate. Our experiments convincingly demonstrate substantially improved performance in transistors with SBT gates, as manifested by the reduction in the operating voltages. Furthermore, we have demonstrated a logic inverter based on our transistors with operating voltages as low as 10 V.

The device fabrication started with preparation of high-quality SBT films. Degenerately doped silicon wafers were chosen as the substrates, on which a layer of silicon nitride (SiN) film, ~ 3 nm in thickness, was deposited to work as a buffer layer. A SBT film, approximately 200 nm in thickness, was then deposited atop the SiN buffer layer by a spin-on method using a presyn-

thesized solution, and subsequently annealed at ~ 900 °C in oxygen for one hour. Details of this preparation method can be found in [9]. The SiN buffer layer was included to form a good interface with the silicon substrate and is sufficiently thin so as not to take up a significant portion of the gate voltage. The quality of the SBT film has been confirmed with X-ray diffraction and a dielectric constant of ~ 50 has been derived from previous capacitance–voltage measurements [9].

We defined the source and drain electrodes of our transistors on top of the SBT films using the standard photolithography and lift-off techniques. These Ti/Au electrodes were 200 nm in thickness and yielded device structures with a channel width of 500  $\mu$ m and three different channel lengths: 12  $\mu$ m, 4  $\mu$ m and 2  $\mu$ m. The final step of our fabrication was the deposition of the active polymer layer. Poly (3-hexylthiophene) with 98.5% head-to-tail (HT) regio-specific conformation (shown in Fig. 1a) was purchased from Sigma Aldrich. Chloroform was used as the solvent to dissolve P-3HT and yield P-3HT solutions with concentrations ~ 0.4%. A P-3HT thin film was subsequently deposited by spin coating the P-3HT solution onto the substrates with prefabricated Ti/Au electrodes. The thickness of the P-3HT film was about 200 nm with the 3000-rpm spin speed used. Thus our transistor structure consisted of the active polymer layer contacted by the source/drain gold electrodes with the silicon substrate as a back gate and the SBT film as the gate dielectric, as shown in Fig. 1b. The electrical characterization of these devices was carried out in vacuum (10<sup>-6</sup> Torr)

✉ Fax: +1-213/740-8677, E-mail: chongwuz@usc.edu




**FIGURE 1** **a** Formula of regio-regular poly(3-hexylthiophene) (P-3HT). **b** Schematic diagram of the polymer field-effect transistor with high-dielectric SBT film as the gate dielectric

and at room temperature. The current–voltage characteristics were obtained with an Agilent 4156B semiconductor parameter analyzer.

Figure 2 displays the drain current–drain voltage ( $I_d - V_d$ ) curves for a typical polymer transistor with a channel length of 2  $\mu\text{m}$  and SBT as the gate di-

electric, where the gate bias was varied from  $-4\text{ V}$  to  $+4\text{ V}$  with 1-V increment from the top curve to the bottom curve. This device exhibited strong conduction with gate bias  $V_g = -4\text{ V}$ , and displayed a monotonic decrease in conduction as  $V_g$  increased positively, ending up with almost no current flowing




**FIGURE 2**  $I_d - V_d$  characteristics of the polymer transistor exhibiting low operation voltages. The gate bias varies from  $-4\text{ V}$  to  $+4\text{ V}$  with 1-V increment from the top curve to the bottom curve. The channel width is 500  $\mu\text{m}$  and the channel length is 2  $\mu\text{m}$  for this device

at  $V_g = +4\text{ V}$ . Both the linear regime at low  $V_d$  and the saturation regime at high  $V_d$  are clearly present in Fig. 2, consistent with the characteristics of a typical *p*-type field-effect transistor. The relation between the drain current and the gate bias for a field-effect transistor in the saturation regime can be described by (1), where  $\mu$  is the field-effect mobility,  $Z$  (500  $\mu\text{m}$ ) is the channel width,  $L$  (2  $\mu\text{m}$ ) is the channel length,  $C_i$  is the capacitance per unit area of the gate dielectric and  $V_{th}$  is the threshold voltage.


$$I_d = \mu C_i Z / 2L (V_g - V_{th})^2. \quad (1)$$

By sweeping the gate bias with  $V_d$  fixed in the saturation regime, an  $I_d - V_g$  curve can be obtained, shown as the red curve in Fig. 3. A plot of  $(-I_d)^{1/2}$  vs.  $V_g$  is shown as the blue line in Fig. 3 and can be fitted with a straight line for  $V_g > 0\text{ V}$ , consistent with (1). This leads to an extrapolated threshold voltage of 0.64 V and a mobility of  $7.47 \times 10^{-3} \text{ cm}^2/\text{V s}$ . This mobility value is consistent with previously reported values [7], indicating that the ordering and crystallinity of the active polymer layer were not compromised by the polymer/SBT interface. Similar threshold-voltage and mobility values were also obtained for devices with 4- $\mu\text{m}$  and 12- $\mu\text{m}$  channel lengths.

Overall, our data indicate significantly improved performance for transistors with SBT gate dielectric as compared to transistors with  $\text{SiO}_2$  gates [7]. For example, our transistors exhibited an on/off ratio of around  $10^4$  with a  $V_g$  sweep from  $-4\text{ V}$  to  $+4\text{ V}$ , whereas similar devices with  $\text{SiO}_2$  gates utilized gate voltages as high as  $-100\text{ V}$  and  $40\text{ V}$  [7]. Furthermore, our transistors possess threshold voltages of around 0.64 V, as compared to 5.8 V for transistors with  $\text{SiO}_2$  gates [7]. Such an enhancement in gate effect can be explained by the fact that SBT films have a much higher dielectric constant ( $\epsilon = 50$ ) than  $\text{SiO}_2$  ( $\epsilon = 3.9$ ), which leads to a ten-fold difference in the gate dielectric capacitance  $C_i$  and results in much stronger gate effects for devices employing SBT gates. A similar reduction in  $V_d$  is also present:  $-10\text{ V}$  for our devices, as compared to  $-100\text{ V}$  for devices with  $\text{SiO}_2$ , partly due to a small channel length (2  $\mu\text{m}$ ) used in our transistors.



**FIGURE 3** Transfer characteristics of the polymer transistor:  $I_d - V_g$  shown as the red line and  $(-I_d)^{1/2} - V_g$  shown as the blue line. The threshold voltage and the mobility can be derived



**FIGURE 4** Input-output characteristics of the polymer-based inverter with the circuit diagram shown in the inset

Such low operating voltages for both  $V_g$  and  $V_d$  render our transistors particularly useful for a wide range of applications such as active-matrix flat-panel displays, smart cards, sensor arrays and even flexible microelectronic logic circuits, where low voltage supply, sometimes powered by batteries, is highly desirable. Based on this  $p$ -type field-effect transistor we have demonstrated a  $p$ -type field-effect inverter with low operating voltages. As shown in

Fig. 4, a resistor was used as the load for the  $p$ -type transistor, the gate bias was used as the input and the voltage drop across the resistor was used as the output. When the input was low ( $-4$  V, logic '0'), the  $p$ -type transistor was turned on and the output was high (logic '1'). On the other hand, when the input was high ( $4$  V, logic '1'), the  $p$ -type transistor was turned off and the output was low (logic '0'). A detailed input-output transfer curve

is shown in Fig. 4, clearly demonstrating the inverter operation with voltages as low as  $4$  V. A voltage gain of  $\sim 1.5$  was observed when the input voltage is around  $0$  V. Work toward demonstrating other types of logic gates with low operating voltages is currently under way.

In summary, due to the high dielectric constant of SBT films, our polymer transistors employing SBT as the gate insulator showed much stronger gate effects than devices made with  $\text{SiO}_2$ . Our devices exhibited low operating voltages, high on/off ratios and good mobility values, leading to the successful demonstration of polymer-based inverters with operation voltages around a few volts. Our technique can also be used to yield low operating voltages for other organic field-effect devices.

**ACKNOWLEDGEMENTS** This work is supported by USC, a Powell award, NASA Contract No. NAS2-99092, a NSF CAREER award, the NSF NER program and a Zumberge award.

## REFERENCES

- 1 A. Tsumura, H. Koezuka, T. Ando: Appl. Phys. Lett. **49**, 1210 (1986)
- 2 D.J. Gundlach, Y.Y. Lin, T.N. Jackson, D.G. Schlom: Appl. Phys. Lett. **71**, 3858 (1997)
- 3 H.E. Katz, A.J. Lovinger, J. Johnson, C. Kloc, T. Siegrist, W. Li, Y.Y. Lin, A. Dodabalapur: Nature **404**, 478 (2000)
- 4 S. Feng, T. Bein: Nature **368**, 834 (1994)
- 5 G. Velu, C. Legrand, O. Tharaud, A. Chapoton, D. Remiens, G. Horowitz: Appl. Phys. Lett. **79**, 659 (2001)
- 6 G.M. Whitesides, B. Grzybowski: Science **295**, 2418 (2002)
- 7 Z. Bao, A. Dodabalapur, J. Lovinger: Appl. Phys. Lett. **69**, 4108 (1996)
- 8 A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. McIntyre, P. McEuen, M. Lundstrom, H. Dai: Nature Mater. **1**, 241 (2002)
- 9 J.P. Han, T.P. Ma: Appl. Phys. Lett. **72**, 1185 (1998)
- 10 C.D. Dimitrakopoulos, S. Purushothaman, J. Kymissis, A. Callegari, J. Shaw: Science **283**, 822 (1999)