

# Fabrication of fully transparent nanowire transistors for transparent and flexible electronics

SANGHYUN JU<sup>1</sup>, ANTONIO FACCHETTI<sup>2</sup>, YI XUAN<sup>1</sup>, JUN LIU<sup>2</sup>, FUMIAKI ISHIKAWA<sup>3</sup>, PEIDE YE<sup>1</sup>, CHONGWU ZHOU<sup>3</sup>, TOBIN J. MARKS<sup>2\*</sup> AND DAVID B. JANES<sup>1\*</sup>

<sup>1</sup>School of Electrical and Computer Engineering, and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA

<sup>2</sup>Department of Chemistry and the Materials Research Center, and the Institute for Nanoelectronics and Computing, Northwestern University, Evanston, Illinois 60208-3113, USA

<sup>3</sup>Department of Electrical Engineering, University of Southern California, Los Angeles, California 90089, USA

\*e-mail: t-marks@northwestern.edu; janes@ecn.purdue.edu

Published online: 3 June 2007; doi:10.1038/nnano.2007.151

The development of optically transparent and mechanically flexible electronic circuitry is an essential step in the effort to develop next-generation display technologies, including 'see-through' and conformable products. Nanowire transistors (NWTs) are of particular interest for future display devices because of their high carrier mobilities compared with bulk or thin-film transistors made from the same materials, the prospect of processing at low temperatures compatible with plastic substrates, as well as their optical transparency and inherent mechanical flexibility. Here we report fully transparent In<sub>2</sub>O<sub>3</sub> and ZnO NWTs fabricated on both glass and flexible plastic substrates, exhibiting high-performance n-type transistor characteristics with ~82% optical transparency. These NWTs should be attractive as pixel-switching and driving transistors in active-matrix organic light-emitting diode (AMOLED) displays. The transparency of the entire pixel area should significantly enhance aperture ratio efficiency in active-matrix arrays and thus substantially decrease power consumption.

In view of the inherent limitations of silicon-based electronic circuits and the demand for portable display/communication/computational/identification products, the development of high-performance transparent devices is the focus of much activity. The availability of optically transparent and mechanically flexible electronic circuitry could open the door to next-generation display technologies, including 'see-through' and conformable products.


Poly-silicon thin-film transistors (poly-Si TFTs) and amorphous-silicon thin-film transistors ( $\alpha$ -Si TFTs) are widely used to fabricate commercial displays<sup>1–3</sup>, but their lack of transparency limits their utility in transparent device applications. In this regard, recent transparent transistor research efforts have focused on enhancing transparency and flexibility while maintaining or enhancing key TFT performance metrics. There have been several recent reports of transparent transistors fabricated with ZnO, SnO<sub>2</sub>, In<sub>2</sub>O<sub>3</sub> or other semiconducting oxide thin films, or with carbon nanotube networks as the active channel layers and opaque source and drain metals, or with carbon nanotube films and transparent source/drain electrodes<sup>4–11</sup>. However, there have been no reports of fully transparent oxide nanowire transistors (NWTs) fabricated with all-transparent gate and source/drain electrodes and displaying high transistor performance.

In<sub>2</sub>O<sub>3</sub> and ZnO nanowires are particularly promising candidates for transistor active channels satisfying these requirements because they are both transparent and mechanically robust/flexible. Furthermore, indium-tin oxide (ITO) and indium-zinc oxide (IZO) are attractive transparent conductors

for gate and source/drain electrodes<sup>12–14</sup>. In addition to transparency, transistor performance metrics such as high on-current ( $I_{\text{on}}$ ), high on/off current ratio ( $I_{\text{on}}/I_{\text{off}}$ ), high field-effect mobility ( $\mu_{\text{eff}}$ ), steep subthreshold slope ( $S$ ) and small threshold voltage ( $V_{\text{T}}$ ) variation during transistor operation are required to realize commercially viable logic circuits and display devices.

Recent studies of NWTs have reported stable, high-performance transistor characteristics rivalling or surpassing those of  $\alpha$ -Si and poly-Si TFTs, especially for  $\mu_{\text{eff}}$  and  $S$  (refs 15–18). The mobility observed in the present study exceeds the typical bulk mobility<sup>19</sup> reported for In<sub>2</sub>O<sub>3</sub> as well as the reported mobility<sup>9</sup> in transparent In<sub>2</sub>O<sub>3</sub> thin-film transistors. Similar phenomena, that is, nanowire mobilities exceeding bulk mobilities, have been reported in a number of materials<sup>16–18</sup>. Although the exact mechanisms for this are not completely clear, the quasi-one-dimensional nature of nanowires may play a significant role in terms of reducing low-angle carrier scattering<sup>20–24</sup>. The use of preformed nanowires allows low-temperature device processing, which is essential for applications such as circuits fabricated on plastic substrates.

The present results build on recent NWT studies indicating that the desired semiconductor properties can be achieved and that post-treatments such as ozone and electrical stressing further enhance device performance<sup>25</sup>. Here, we report fully transparent NWTs fabricated using all-transparent In<sub>2</sub>O<sub>3</sub> and ZnO nanowire active channels, Al<sub>2</sub>O<sub>3</sub> gate insulators, ITO source/drain electrodes and IZO gate electrodes. The representative In<sub>2</sub>O<sub>3</sub>



**Figure 1** Fully transparent NWTs. **a**, Cross-sectional view of fully transparent NWT device structures consisting of a SiO<sub>2</sub> buffer layer (500 nm), patterned IZO gate electrode (120 nm), ALD-deposited Al<sub>2</sub>O<sub>3</sub> gate insulator (18 nm), a single In<sub>2</sub>O<sub>3</sub> nanowire ( $D \sim 20$  nm) or ZnO nanowire ( $D \sim 120$  nm) for the active channel, and ITO for the source/drain electrodes (120 nm). **b**, Top-view FE-SEM images of the devices. The IZO gate overlaps with the ITO source/drain electrodes to improve transistor performance with coverage all nanowire channel. Scale bar represents 100  $\mu\text{m}$ . **c**, Top-view SEM of a single In<sub>2</sub>O<sub>3</sub> nanowire region ( $D/L \sim 20$  nm/1.80  $\mu\text{m}$ ). Scale bar represents 1.5  $\mu\text{m}$ . **d**, Top-view SEM of a single ZnO nanowire region ( $D/L \sim 120$  nm/1.66  $\mu\text{m}$ ). Scale bar represents 1.5  $\mu\text{m}$ .


NWTs on glass substrates exhibit n-type transistor characteristics with  $\sim 82\%$  visible transparency, and  $\mu_{\text{eff}}$  varies from approximately 514 to 300  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  as the gate bias is increased from 0 V to 2 V. The representative ZnO NWTs on glass substrates exhibit  $\sim 83\%$  visible transparency, with  $\mu_{\text{eff}}$  varying from  $\sim 96$  to 70  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  over the gate bias range of 0–3 V. Fully transparent and mechanically flexible In<sub>2</sub>O<sub>3</sub> NWTs with optical transmission of  $\sim 81\%$  are also fabricated on PET plastic substrates, with  $\mu_{\text{eff}} \approx 120$ –167  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  over the reported gate bias range. We show here that the excellent transparency and semiconducting properties of In<sub>2</sub>O<sub>3</sub> and ZnO nanowires combined with Al<sub>2</sub>O<sub>3</sub> as the gate insulator, and with ITO and IZO contacts, affords high-performance NWTs that are attractive candidates for future flexible transparent display applications.

## EXPERIMENTAL RESULTS AND DISCUSSION

A cross-sectional view of the fully transparent NWT structure with an individually addressed bottom gate is shown in Fig. 1a. The structure consists of a SiO<sub>2</sub> buffer layer, a patterned IZO gate electrode, an atomic layer deposition (ALD)-derived high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> gate insulator, a single-crystal semiconducting In<sub>2</sub>O<sub>3</sub> (ref. 26) or ZnO (ref. 27) nanowire for the active channel, and ITO for the source/drain electrodes. No further passivation layers are used, so the dielectric above the nanowire is air. Figure 1b shows a top view of an NWT device, including all transparent components. Field-emission scanning electron microscope (FE-SEM) images of single In<sub>2</sub>O<sub>3</sub> and ZnO nanowires between source and drain electrodes are shown in Fig. 1c,d, respectively. The corresponding nanowire diameters

and lengths ( $D/L$ ) of single In<sub>2</sub>O<sub>3</sub> or ZnO nanowires addressed between source and drain on the glass substrates are 20 nm/1.80  $\mu\text{m}$  and 120 nm/1.66  $\mu\text{m}$ , respectively.


Figure 2a shows the gate and drain leakage currents of a representative In<sub>2</sub>O<sub>3</sub> NWT device for the bias configurations shown in the inset. Note that the drain leakage current here is the summation of the body current leakage of the In<sub>2</sub>O<sub>3</sub> nanowire ( $\sim 40$  pA at 2 V) and the leakage current through the gate dielectric ( $\sim 1$  pA at 2 V). The Al<sub>2</sub>O<sub>3</sub> gate dielectric exhibits excellent insulating properties, with an electrical breakdown field of  $>8$  MV  $\text{cm}^{-1}$  (ref. 28) and a dielectric constant of  $\sim 9$ . The thin Al<sub>2</sub>O<sub>3</sub> gate dielectric allows the channel potential to be modulated at a relatively low gate voltage without significant gate leakage, resulting in a steep  $S$  and a high  $I_{\text{on}}/I_{\text{off}}$ . Figure 2b shows linear-scale and log-scale drain current versus gate–source voltage ( $I_{\text{ds}} - V_{\text{gs}}$ ) characteristics for the same In<sub>2</sub>O<sub>3</sub> NWT at  $V_{\text{d}} = 0.5$  V before 2 min of ozone treatment (black squares) and after 2 min of ozone treatment (red solid line). Ozone treatments for 2 min resulted in significant device performance enhancement in terms of  $S$ ,  $V_{\text{T}}$  and  $I_{\text{on}}$ . Compared with as-fabricated devices,  $S$  was reduced from 600 mV  $\text{dec}^{-1}$  to 160 mV  $\text{dec}^{-1}$ , along with improvement in  $I_{\text{on}}/I_{\text{off}}$  ( $\sim 1 \times 10^6$ ), and a shift in  $V_{\text{T}}$  from  $-1.16$  V to  $-0.27$  V. The improvement in  $S$  is due to change in terms of a reduction in the interfacial trap states and in fixed surface charge states<sup>25</sup>. Ozone treatment not only removes defects and contamination from the nanowire surface, but also changes the work function<sup>29,30</sup>. Ozone is also expected to increase the density of oxygen vacancies near the nanowire surface. Because oxygen vacancies act as donor states<sup>31,32</sup>, this should increase nanowire conductivity. Although the ITO and IZO microstructures and chemical bonding states



**Figure 2** Characteristics of fully transparent  $\text{In}_2\text{O}_3$  NWTs. **a**, Gate leakage (B, black open squares) and drain leakage (A, red open circles) of the device (shown in inset). **b**, The linear-scale and log-scale  $I_{\text{ds}}-V_{\text{gs}}$  characteristics of an  $\text{In}_2\text{O}_3$  NWT at  $V_{\text{d}} = 0.5$  V. Arrows indicate appropriate axis. Data points are shown for the device before (black squares) and after (red solid line) 2-min ozone treatment. **c**, The log-scale  $I_{\text{ds}}-V_{\text{gs}}$  characteristics during ten successive sweeps from  $-4$  V to  $+4$  V ( $V_{\text{d}} = 0.5$  V). Black, red, green and blue data points correspond to first, second, third and fourth sweeps, respectively. The time between sweeps is  $\sim 1$  s. **d**, Measured  $I_{\text{ds}}-V_{\text{gs}}$  characteristics showing sweeps from  $-2 V_{\text{g}}$  to  $+2 V_{\text{g}}$  (red circles) and from  $+2 V_{\text{g}}$  to  $-2 V_{\text{g}}$  (blue squares), as indicated by arrows ( $V_{\text{d}} = 0.5$  V). The bias sweep rate ( $dV_{\text{g}}/dt$ ) is  $2 \text{ V s}^{-1}$ .

are more complex, the basic crystal structures are sufficiently similar to those of  $\text{In}_2\text{O}_3$  and ZnO to reasonably expect that the  $\text{In}_2\text{O}_3$  and ZnO nanowire work functions will increase similarly upon ozone treatment<sup>30,33</sup>. Thus, the source/drain–nanowire contact should not significantly change with ozone treatment. However, because the ozone treatment plausibly reduces nanowire surface dangling bonds and carbon contamination, and forms an oxygen vacancy-rich surface, the transistor characteristics including  $I_{\text{on}}/I_{\text{off}}$ ,  $S$  and  $V_{\text{T}}$  should be enhanced<sup>34</sup>. Figure 2c shows  $I_{\text{ds}}-V_{\text{gs}}$  curves for another device during four successive sweeps from  $-2$  V to  $+2$  V, illustrating the excellent stability of the  $\text{In}_2\text{O}_3$  NWT. The  $I_{\text{ds}}-V_{\text{gs}}$  curves are comparable following bias sweeps, with consistent  $I_{\text{on}}/I_{\text{off}}$ ,  $S$  and  $V_{\text{T}}$  values. Furthermore, for the same device,  $I_{\text{ds}}-V_{\text{gs}}$  curves were swept from negative gate voltage ( $V_{\text{g}}(-)$ ) to positive gate voltage ( $V_{\text{g}}(+)$ ) and back to  $V_{\text{g}}(-)$  as shown in Fig. 2d. Over this bias range, the hysteresis is modest, which illustrates the excellent quality of the  $\text{Al}_2\text{O}_3$  gate insulator and indicates negligible charge trapping and detrapping in the gate insulator. Note that the nanowire channel active regions are not passivated in these devices.

Figure 3a,c shows the  $I_{\text{ds}}-V_{\text{gs}}$  characteristics for representative single  $\text{In}_2\text{O}_3$  and ZnO NWTs. The  $\text{In}_2\text{O}_3$  device (the same device as in Fig. 2a,b) exhibits  $S = 160 \text{ mV dec}^{-1}$ ,  $I_{\text{on}}/I_{\text{off}} = 1 \times 10^6$  and  $V_{\text{T}} = -0.27$  V. The  $\mu_{\text{eff}}$  of the representative  $\text{In}_2\text{O}_3$  NWT, deduced from transconductance ( $g_{\text{m}} = dI_{\text{d}}/dV_{\text{g}}$ ), varies from  $\sim 514$  to  $300 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  as the gate bias is increased from 0 V to 2 V, following a trend that is observed in NWTs, TFTs and MOSFETs. The ZnO NWT device exhibits  $S = 0.3 \text{ V dec}^{-1}$ ,  $I_{\text{on}}/I_{\text{off}} \approx 1 \times 10^6$  and  $V_{\text{T}} = -0.07$  V, and  $\mu_{\text{eff}}$  varies from  $\sim 96$  to  $70 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  over the gate bias range of 0 V to 3 V. One important device performance metric for high-speed and low-power operation is the  $S = dV_{\text{gs}}/d\log I_{\text{ds}}$  ( $\text{mV dec}^{-1}$ ). A small  $S$  value is required for switching transistors, ideally approaching the theoretical limit of  $\sim 60 \text{ mV dec}^{-1}$ . The present  $S$  values were extracted from the linear portion of the  $\log I_{\text{ds}}$  versus  $V_{\text{gs}}$  plot (Fig. 3a,c). The very small  $S$  values in  $\text{In}_2\text{O}_3$  and ZnO devices are comparable to other reports<sup>35,36</sup>. The drain current versus drain–source voltage ( $I_{\text{ds}}-V_{\text{ds}}$ ) characteristics of fully transparent single  $\text{In}_2\text{O}_3$  and ZnO NWTs are shown in Fig. 3b,d. These devices exhibit typical enhancement mode long-channel FET




**Figure 3** Characteristics of fully transparent  $\text{In}_2\text{O}_3$  and ZnO NWTs. **a**, The  $I_{\text{ds}}-V_{\text{gs}}$  characteristic of an  $\text{In}_2\text{O}_3$  NWT ( $D/L \sim 20 \text{ nm}/1.80 \mu\text{m}$ ) at  $V_{\text{d}} = 0.5 \text{ V}$ . Blue, red and green data points correspond to linear-scale  $I_{\text{ds}}-V_{\text{gs}}$ , log-scale  $I_{\text{ds}}-V_{\text{gs}}$  and  $\mu_{\text{eff}}$ , respectively. Arrows indicate appropriate axis. **b**, The  $I_{\text{ds}}-V_{\text{ds}}$  characteristic of fully transparent  $\text{In}_2\text{O}_3$  NWTs.  $V_{\text{g}}$  ranges from  $-0.5 \text{ V}$  to  $2.5 \text{ V}$  in  $0.5 \text{ V}$  steps, with the maximum current observed at  $V_{\text{g}} = 2.5 \text{ V}$ . **c**, The  $I_{\text{ds}}-V_{\text{gs}}$  characteristic of ZnO NWTs ( $D/L \sim 120 \text{ nm}/1.66 \mu\text{m}$ ) at  $V_{\text{d}} = 0.5 \text{ V}$ . Blue, red and green data points correspond to linear-scale  $I_{\text{ds}}-V_{\text{gs}}$ , log-scale  $I_{\text{ds}}-V_{\text{gs}}$  and  $\mu_{\text{eff}}$ , respectively. Arrows indicate appropriate axis. **d**, The  $I_{\text{ds}}-V_{\text{ds}}$  characteristic of fully transparent ZnO NWTs.  $V_{\text{g}}$  ranges from  $0.0 \text{ V}$  to  $3.0 \text{ V}$  in  $0.5 \text{ V}$  steps, with the maximum current observed at  $V_{\text{g}} = 3.0 \text{ V}$ .

behaviour. For the fully transparent  $\text{In}_2\text{O}_3$  single NWT device,  $I_{\text{on}}$  is  $\sim 1 \times 10^{-5} \mu\text{A}$  at  $V_{\text{ds}} = 1.0 \text{ V}$  and  $V_{\text{gs}} = 2.0 \text{ V}$ . The  $I_{\text{on}}$  of a ZnO single NWT device is  $\sim 2 \mu\text{A}$  at  $V_{\text{ds}} = 1.0 \text{ V}$  and  $V_{\text{gs}} = 2.0 \text{ V}$ . The performance of  $\text{In}_2\text{O}_3$  and ZnO NWT devices is comparable to that of previously reported non-transparent  $\text{In}_2\text{O}_3$  and ZnO NWT devices<sup>35–40</sup>. Because the extraction procedure for  $\mu_{\text{eff}}$  involves uncertainties due to the required capacitance estimation (see Methods), NWTs can be compared with planar transistors by comparing the  $I_{\text{on}}$  and  $g_{\text{m}}$  per unit width ( $g_{\text{m}}/W$ ), using the nanowire diameter as the device width. The  $\text{In}_2\text{O}_3$  nanowire on glass exhibits an  $I_{\text{on}}$  density of  $\sim 600 \text{ mA mm}^{-1}$  and a  $g_{\text{m}}/W$  of  $\sim 212 \text{ mS mm}^{-1}$ . Both values are more than five times higher than those obtained in previous studies on transparent transistors using  $\text{In}_2\text{O}_3$  thin films, even after adjusting for the differences in gate lengths and gate capacitance. The single-crystal nature of the nanowires and the formation of relatively high-quality interfaces are believed to play key roles in achieving this performance.

The optical transmission spectra through the  $\text{In}_2\text{O}_3$  and ZnO NWT structures, with the substrate absorption removed, are shown in Fig. 4, showing the optical transmissions to be about

90% for both transistor types. With the substrate included, the optical transmissions are  $\sim 82\%$  ( $\text{In}_2\text{O}_3$  NWT + glass substrate) and  $\sim 83\%$  (ZnO NWT + glass substrate) in the  $350\text{--}1,350 \text{ nm}$  wavelength range. The NWT array regions are  $1.0 \times 0.5 \text{ inch}$  (the glass substrate is  $1.5 \times 1.0 \text{ inch}$ ), contain 23,000 NWT device patterns, and the substrates are entirely covered by the  $\text{SiO}_2$  buffer layer and the  $\text{Al}_2\text{O}_3$  gate insulator. The source/drain regions and the gate regions cover  $\sim 45\%$  and  $\sim 25\%$  of the total NWT array region, respectively. The optical absorption of the  $\text{In}_2\text{O}_3$  and ZnO nanowires should thus be negligible because the diameter of the nanowires is small and the area covered by the nanowires is relatively small compared with the entire NWT array. The observation of  $>90\%$  optical transmission indicates that the transmission losses due to the various layers, including the nanowires, are negligible, and that visible light can readily penetrate the dense NWTs. The image in the inset of Fig. 4 shows a transparent  $\text{In}_2\text{O}_3$  NWT device structure, with text on an underlying opaque layer clearly visible.


Fully transparent and flexible  $\text{In}_2\text{O}_3$  NWT devices using a polyethylene terephthalate (PET) plastic substrate (Melinex,



**Figure 4** Optical transmission spectra through entire NWT structures. Blue and red lines correspond to  $\text{In}_2\text{O}_3$  and  $\text{ZnO}$  NWTs, respectively. The inset shows the image of a transparent  $\text{In}_2\text{O}_3$  NWT substrate having 23,000 devices, showing that text on the layer behind the substrate is clearly visible.

DuPont) were also fabricated. A cross-sectional view of the present fully transparent and flexible  $\text{In}_2\text{O}_3$  NWT device structure with an individually addressed bottom gate is shown in Fig. 5a.  $D$  and  $L$  for the single  $\text{In}_2\text{O}_3$  nanowires addressed between source and drain on the plastic substrate are 20 nm and 1.79  $\mu\text{m}$ , respectively. In order to suppress the leakage current due to tensile/compressive stress of the plastic substrate during photolithographic processing (up to 130  $^\circ\text{C}$ ) and gate insulator deposition (up to 200  $^\circ\text{C}$ ), a relatively thick  $\text{Al}_2\text{O}_3$  gate insulator (50 nm) is used. A fully transparent and flexible  $\text{In}_2\text{O}_3$  NWT using  $\text{In}_2\text{O}_3$  nanowires as the active material, ITO as the bottom gate electrodes and ITO as source/drain electrodes is shown in Fig. 5b. The optical transmission through the NWT structure and substrate, with spectra shown in Fig. 5c, is  $\sim 81\%$  in the 350–1,350 nm wavelength range. Figure 5d shows the  $I_{\text{ds}}-V_{\text{gs}}$  characteristic of a representative single  $\text{In}_2\text{O}_3$  NWT on the plastic substrate. Here  $S = 0.9 \text{ V dec}^{-1}$ ,  $I_{\text{on}}/I_{\text{off}} \approx 1 \times 10^5$ ,  $V_{\text{T}} = -0.6 \text{ V}$ , and  $\mu_{\text{eff}}$  varies from  $\sim 167$  to  $120 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  over the gate bias range of 1–3.5 V. The lower but respectable response characteristics on the plastic substrate may reflect the effects of high-temperature deposition (300  $^\circ\text{C}$ ) and post rapid thermal annealing (500  $^\circ\text{C}$  for 30 s in  $\text{N}_2$ ). Further optimization efforts are presently in progress.

Possible applications of the present transparent NWTs include pixel drivers for AMOLED displays. For AMOLEDs, increasing the



**Figure 5** Fully transparent and flexible  $\text{In}_2\text{O}_3$  NWTs. **a**, Cross-sectional view of fully transparent and flexible NWT device structure consisting of a plastic substrate, patterned ITO gate electrode (120 nm), ALD-deposited  $\text{Al}_2\text{O}_3$  gate insulator (50 nm), a single  $\text{In}_2\text{O}_3$  nanowire ( $D/L \sim 20 \text{ nm}/1.79 \mu\text{m}$ ) for the active channel, and ITO for the source/drain electrodes (120 nm). **b**, Image of  $\text{In}_2\text{O}_3$  NWTs on the plastic substrate, showing the optical clarity and mechanical flexibility. **c**, Optical transmission spectrum of region containing  $\text{In}_2\text{O}_3$  NWTs on the plastic substrate (ITO(S/D)/ $\text{In}_2\text{O}_3$  nanowires/ $\text{Al}_2\text{O}_3$  /ITO(G)/plastic substrates). **d**, The  $I_{\text{ds}}-V_{\text{gs}}$  characteristic of  $\text{In}_2\text{O}_3$  NWTs at  $V_{\text{d}} = 0.5 \text{ V}$ . Blue, red and green data points correspond to linear-scale  $I_{\text{ds}}-V_{\text{gs}}$ , log-scale  $I_{\text{ds}}-V_{\text{gs}}$  and  $\mu_{\text{eff}}$ , respectively. Arrows indicate appropriate axis.

aperture ratio is necessary to increase efficiency and reduce power consumption. For non-transparent transistors, maximizing the aperture ratio corresponds to minimizing the transistor and capacitor physical sizes. Transparent transistors would allow stacking of the drive transistors with the OLEDs, which would allow a larger transistor size (width/length) and capacitor size (single or dual capacitors). Device geometries could then be optimized to improve metrics such as peak luminescence, Commission Internationale de L'Éclairage (CIE) coordinates and power consumption. Importantly, the present NWTs exhibit relatively high performance in comparison with typical TFTs for display applications, which should allow higher operating speeds and/or smaller device areas. For instance, in order to produce white peak luminance of  $\sim 300 \text{ cd m}^{-2}$  ( $71 \times 213 \mu\text{m}$  pixel size, 40% aperture ratio, 40% polarizer transmission,  $5.1 \text{ cd A}^{-1}$  of red,  $13 \text{ cd A}^{-1}$  of green,  $5.7 \text{ cd A}^{-1}$  of blue, and (0.31, 0.32) of white CIE coordinates) using phosphorescent materials, driving transistors on RGB pixels must provide  $\sim 2.44 \mu\text{A}$  (red),  $\sim 1.01 \mu\text{A}$  (green),  $\sim 1.46 \mu\text{A}$  (blue) and  $\sim 3.9 \mu\text{A}$  (white), respectively<sup>41</sup>. Therefore, the present transparent NWTs would be suitable for switching and driving transistors on such pixels. It is also expected that the required current for AMOLED operation will decrease with increasing aperture ratio provided by all-transparent components. The realization of flexible and transparent NWTs could also enable high-resolution and low-power consumption products such as head-up displays. Although challenges remain in the precise control of nanowire positions and orientations on large-scale substrates for NWT integration, promising advances have recently been reported<sup>42–45</sup>. For example, one report has demonstrated greater than 90% yield for the assembly of single-walled carbon nanotubes in desired positions<sup>42</sup>. Moreover, nanowire/nanotube networks (nanomat/nanobundles) are also possible solutions<sup>46–48</sup>. We recently reported transistors consisting of up to 22 ZnO nanowires assembled in parallel and have shown that on-current levels scale with the number of nanowires and with negligible degradation in the subthreshold slope<sup>49</sup>.

## CONCLUSIONS

In summary, fully transparent NWTs are fabricated using  $\text{In}_2\text{O}_3$  and ZnO nanowires as active channels,  $\text{Al}_2\text{O}_3$  as the gate insulator, ITO as the source/drain electrodes and IZO as the gate electrodes. The optical transmission of these devices is  $\sim 82\%$ , and they exhibit transfer and current versus voltage ( $I$ – $V$ ) characteristics comparable to those observed in non-transparent devices using the same types of nanowires. Fully transparent and mechanically flexible NWTs are fabricated on plastic substrates and have an optical transmission of  $\sim 81\%$ . The combination of excellent optical transparency and mechanical flexibility of  $\text{In}_2\text{O}_3$  and ZnO nanowires, as well as excellent device performance metrics, make these NWTs an attractive technology for realizing transparent and flexible circuits. Fully transparent NWTs will not only increase aperture ratio efficiency in active matrix arrays, but will also enable low-power consumption as well as transparency for future display technologies.

## METHODS

### FABRICATION OF $\text{In}_2\text{O}_3$ AND ZNO NWT DEVICES

The 500-nm-thick  $\text{SiO}_2$  was deposited by plasma-enhanced chemical vapour deposition on Corning 1737 glass substrates and served as a buffer and planarization layer. Individual gate electrodes were formed by sputtering IZO ( $R_{\text{sheet}} = 40 \text{ ohms per square}$ ) and by ion-assisted deposition (IAD) at room temperature ( $R_{\text{sheet}} = 60 \text{ ohms per square}$ ) and subsequent patterning by

photolithography and etching. An 18-nm-thick layer of  $\text{Al}_2\text{O}_3$  was then deposited using atomic layer deposition at  $300^\circ\text{C}$  in an ASM Microchemistry F-120 ALCVD system using trimethyl aluminium ( $\text{Al}(\text{CH}_3)_3$ ) (TMA) and water as precursors. Following  $\text{Al}_2\text{O}_3$  deposition, the substrates were annealed at  $500^\circ\text{C}$  for 30 s under  $\text{N}_2$  to improve the film quality. Next, a suspension of  $\text{In}_2\text{O}_3$  or ZnO nanowires in VLSI-grade 2-propanol solution was disbursed on the gate patterned substrates. Single-crystal semiconducting  $\text{In}_2\text{O}_3$  nanowires were synthesized by a pulsed laser ablation process<sup>26</sup>, with average diameter and length of 20 nm and  $5 \mu\text{m}$ , respectively. Powdered ZnO nanowires synthesized by thermal evaporation and condensation were purchased from Nanolab. The average diameter and length were 120 nm and  $5 \mu\text{m}$ , respectively, and microstructural characterization indicated that they were highly crystalline<sup>27</sup>. Finally, ITO source/drain electrodes were deposited by IAD at room temperature and patterned by photolithography. Following source/drain electrode patterning, the NWTs were subjected to an ozone treatment (UV-Ozone cleaner, UVO 42-220, Jelight) for 2 min to achieve optimum transistor performance in terms of  $I_{\text{on}}$ ,  $I_{\text{on}}/I_{\text{off}}$  ratio,  $S$  and  $\mu_{\text{eff}}$ . The ozone environment was obtained by setting the oxygen content to 50 p.p.m., the ultraviolet (UV) wavelength to 184.9 nm and UV lamp power to  $28 \text{ mW cm}^{-2}$  at 254 nm. Note that the devices were shielded from UV light. Fully transparent and flexible  $\text{In}_2\text{O}_3$  NWT devices using PET (Melinex, DuPont) were also fabricated with a PET/ITO(G)/ $\text{Al}_2\text{O}_3$ / $\text{In}_2\text{O}_3$  nanowire/ITO(S/D) structure (Fig. 5a). The 50-nm-thick  $\text{Al}_2\text{O}_3$  layer was deposited at  $200^\circ\text{C}$ . The ITO for the gate and source/drain electrodes was deposited using IAD. The nanowire lengths of given transistors between source and drain were obtained from the FE-SEM image, and account for the angle between the nanowire and the electrode edges.

### CHARACTERIZATION METHODOLOGY

The work function of an as-grown ITO thin film was measured using an AC-2, RKI Instruments photoelectron spectrometer. The UV-Vis spectra were recorded with a Varian Cary 1E spectrophotometer. Electrical  $I$ – $V$  measurements were performed using a Keithley 4200 semiconductor characterization system. The nanowires within a device were imaged with a Hitachi S-4800 FE-SEM following electrical characterization.

### CALCULATION OF MOBILITY AND THRESHOLD VOLTAGE

In contrast with planar transistors in which carrier concentration and mobility can be determined independently, for example, through Hall effect and conductivity measurements, the lack of extended lateral geometries in NWTs dictates an alternative approach for determining mobility. Following the typical approach used in earlier NWT studies, we calculated a field-effect mobility ( $\mu_{\text{eff}}$ ) using a combination of the cylinder-on-plate (COP) capacitance model  $C_i = 2\pi\epsilon_0 k_{\text{eff}} L / \cosh^{-1}(1 + t_{\text{ox}}/r)$  and the relationship  $\mu = dI_{\text{ds}}/dV_{\text{gs}} \times L^2/C_i \times 1/V_{\text{ds}}$  obtained from the MOSFET linear region model<sup>50</sup>, where a  $k_{\text{eff}}$  value of  $\sim 9.0$  is the effective dielectric constant of  $\text{Al}_2\text{O}_3$ ,  $L$  is the channel length of the NWTs ( $\sim 1.80 \mu\text{m}$  for an  $\text{In}_2\text{O}_3$  nanowire,  $\sim 1.66 \mu\text{m}$  for a ZnO nanowire),  $r$  is the radius of the NWTs (10 nm for the  $\text{In}_2\text{O}_3$  nanowire, 60 nm for the ZnO nanowire),  $t_{\text{ox}} \sim 18 \text{ nm}$  is the thickness of the gate insulator,  $dI_{\text{ds}}/dV_{\text{gs}}$  is the transconductance and  $V_{\text{ds}}$  is drain voltage. In the case of flexible and transparent  $\text{In}_2\text{O}_3$  NWTs,  $L \sim 1.79 \mu\text{m}$  and  $r \sim 10 \text{ nm}$  are used. Our device geometry consists of the gate dielectric ( $k_{\text{eff}} \sim 9$ ) below and air ( $k_{\text{eff}} \sim 1$ ) above the nanowire. A previous comparison<sup>51</sup> between electrostatic simulations and an analytic formula for capacitance (a form of the COP equation valid for  $t_{\text{ox}} \gg r$ ) for a comparable geometry to  $\text{SiO}_2/\text{air}$  showed good agreement between the two capacitances over a range of  $t_{\text{ox}}/r$  from 8 to 40, provided that a value of  $k_{\text{eff}} = 0.5\epsilon_{\text{R1SiO2}}$  was used. As our geometry uses a higher  $k$  dielectric constant and smaller  $t_{\text{ox}}/r$  ( $\sim 1.8$ ), the fringing fields are more tightly confined to the gate dielectric layer. We have therefore chosen to use  $k_{\text{eff}} \sim \epsilon_{\text{R1Al2O3}}$ , which would tend to overestimate the capacitance (because the appropriate correction factor is greater than 0.5 but less than 1.0), and therefore underestimate the mobility. The transconductances shown in Fig. 3a,b and Fig. 4d have been smoothed by polynomial fit to three orders with 20 points fit to the curve. In order to extract  $V_{\text{T}}$  here we used the extrapolated  $V_{\text{T}}$  ( $V_{\text{T}} = V_{\text{G}}(g_{\text{m,max}}) - (I_{\text{D}}(g_{\text{m,max}})/g_{\text{m,max}})$  where  $g_{\text{m}} = \partial I_{\text{D}}/\partial V_{\text{G}}$  (at  $V_{\text{d}} = 0.5 \text{ V}$ )), because it gives an accurate  $V_{\text{T}}$ . The gate voltage at the maximum  $g_{\text{m}}$  ( $V_{\text{G}}(g_{\text{m,max}})$ ), the drain current at the maximum  $g_{\text{m}}$ ,  $I_{\text{D}}(g_{\text{m,max}})$ , and the maximum  $g_{\text{m}}$  ( $g_{\text{m,max}}$ ) are obtained from Fig. 3a,c and Fig. 5d. These values are confirmed with  $V_{\text{T}}$  values obtained from the  $I_{\text{ds}} - V_{\text{ds}}$  curve at  $V_{\text{d}} = 0.1 \text{ V}$ .

Received 2 January 2007; accepted 26 April 2007; published 3 June 2007.

## References

- Snell, A. J., Mackenzie, K. D., Spear, W. E., LeComber, P. G. & Hughes, A. J. Application of amorphous silicon field effect transistors in addressable liquid crystal display panels. *Appl. Phys. Lett.* **24**, 357–362 (1981).
- Madelung, O. (ed.) *Technology and Applications of Amorphous Silicon* (Springer, Berlin, 2000).
- Ucjkoga, S. Low-temperature polycrystalline silicon thin-film transistor technologies for system-on-glass displays. *MRS Bull.* **27**, 881–886 (2002).
- Carcia, P. F., McLean, R. S., Reilly, M. H. & Nunes, G. Transparent ZnO thin-film transistor fabricated by rf magnetron sputtering. *Appl. Phys. Lett.* **82**, 1117–1119 (2003).
- Fortunato, E. et al. Recent advances in ZnO transparent thin film transistors. *Thin Solid Films* **487**, 205–211 (2005).
- Hoffman, R. L., Norris, B. J. & Wager, J. F. ZnO-based transparent thin-film transistors. *Appl. Phys. Lett.* **82**, 733–735 (2003).
- Nomura, K. et al. Thin-film transistor fabricated in single-crystalline transparent oxide semiconductor. *Science* **300**, 1269–1272 (2003).
- Presley, R. E. et al. Tin oxide transparent thin-film transistors. *J. Phys. D.* **37**, 2810–2813 (2004).
- Wang, L. et al. High performance all transparent inorganic–organic hybrid thin-film transistors. *Nature Mater.* **5**, 893–900 (2006).
- Hur, S.-H., Park, O. & Rogers, J. A. Extreme bendability of single-walled carbon nanotube networks transferred from high-temperature growth substrates to plastic and their use in thin-film transistors. *Appl. Phys. Lett.* **86**, 243502 (2005).
- Takehobu, T. et al. High-performance transparent flexible transistors using carbon nanotube films. *Appl. Phys. Lett.* **88**, 33511 (2006).
- Minami, T., Yamamoto, T., Toda, Y. & Miyata, T. Transparent conducting zinc-co-doped ITO films prepared by magnetron sputtering. *Thin Solid Films* **373**, 189–194 (2000).
- Yaglioglu, B., Yeom, H.-Y. & Paine, D. C. Crystallization of amorphous In<sub>2</sub>O<sub>3</sub>-10 wt% ZnO thin films annealed in air. *Appl. Phys. Lett.* **86**, 261908 (2005).
- Fortunato, E. et al. High mobility amorphous/nanocrystalline indium zinc oxide deposited at room temperature. *Thin Solid Films* **502**, 104–107 (2006).
- Xiang, J. et al. Ge/Si nanowire heterostructures as high-performance field-effect transistors. *Nature* **441**, 489–493 (2006).
- Cui, Y., Zhong, Z., Wang, D., Wang, W. U. & Lieber, C. M. High performance silicon nanowire field effect transistors. *Nano Lett.* **3**, 149–152 (2003).
- Cha, S. N. et al. High performance ZnO nanowire field effect transistor. *Proc. ESSDERC* 217–220 (2005).
- Kim, W. et al. Germanium nanowire field-effect transistors with SiO<sub>2</sub> and high-κ HfO<sub>2</sub> gate dielectrics. *Appl. Phys. Lett.* **87**, 173101 (2005).
- Weiherr, R. L. Electrical properties of single crystals of indium oxide. *J. Appl. Phys.* **33**, 2834–2839 (1962).
- Li, Y., Meng, G. W., Zhang, L. D. & Philipp, F. Ordered semiconductor ZnO nanowire arrays and their photoluminescence properties. *Appl. Phys. Lett.* **76**, 2011–2013 (2000).
- Yao, B. D., Chan, Y. F. & Wang, N. Formation of ZnO nanostructures by a simple way of thermal evaporation. *Appl. Phys. Lett.* **81**, 757–759 (2002).
- Banerjee, D. et al. Large-quantity free-standing ZnO nanowires. *Appl. Phys. Lett.* **83**, 2061–2063 (2003).
- Pan, Z. W., Dai, Z. R. & Wang, Z. L. Nanobelts of semiconducting oxides. *Science* **291**, 1947–1949 (2001).
- Wan, Q., Yu, K., Wang, T. H. & Lin, C. L. Low-field electron emission from tetrapod-like ZnO nanostructures synthesized by rapid evaporation. *Appl. Phys. Lett.* **83**, 2253–2255 (2003).
- Ju, S., Janes, D. B., Lu, G., Facchetti, A. & Marks, T. J. Effects of bias stress on ZnO nanowire field-effect transistors fabricated with organic gate nanodielectrics. *Appl. Phys. Lett.* **89**, 193506 (2006).
- Li, C. et al. Diameter-controlled growth of single-crystalline In<sub>2</sub>O<sub>3</sub> nanowires and their electronic properties. *Adv. Mater.* **15**, 143–145 (2003).
- Banerjee, D. et al. Synthesis and photoluminescence studies on ZnO nanowires. *Nanotechnology* **15**, 404–409 (2004).
- Lin, H. C., Ye, P. D. & Wilk, G. D. Leakage current and breakdown electric-field studies on ultrathin atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> on GaAs. *Appl. Phys. Lett.* **87**, 182904 (2005).
- Lang, O. et al. Thin film growth and band lineup of In<sub>2</sub>O<sub>3</sub> on the layered semiconductor InSe. *J. Appl. Phys.* **86**, 5687–5691 (1999).
- Gassenbauer, Y. et al. Surface states, surface potentials, and segregation at surfaces of tin-doped In<sub>2</sub>O<sub>3</sub>. *Phys. Rev. B* **73**, 245312 (2006).
- Goldberger, J., Sirbully, D., Law, M. & Yang, P. ZnO nanowire transistors. *J. Phys. Chem. B* **109**, 9–14 (2005).
- Martins, R. et al. Zinc oxide as an ozone sensor. *J. Appl. Phys.* **96**, 1398–1408 (2004).
- Jiang, X., Wong, F. L., Fung, M. K. & Lee, S. T. Aluminum-doped zinc oxide films as transparent conductive electrode for organic light-emitting devices. *Appl. Phys. Lett.* **83**, 1875–1877 (2003).
- Kim, S. Y., Lee, J.-L., Kim, K.-B. & Tak, Y.-H. Effect of ultraviolet-ozone treatment of indium-tin-oxide on electrical properties of organic light emitting diodes. *J. Appl. Phys.* **95**, 2560–2563 (2004).
- Liu, F. et al. One-dimensional transport of In<sub>2</sub>O<sub>3</sub> nanowires. *Appl. Phys. Lett.* **86**, 213101 (2005).
- Chang, P.-C. et al. High-performance ZnO nanowire field effect transistors. *Appl. Phys. Lett.* **89**, 133113 (2006).
- Zhang, D. et al. Electronic transport studies of single-crystalline In<sub>2</sub>O<sub>3</sub> nanowires. *Appl. Phys. Lett.* **82**, 112–114 (2003).
- Cha, S. N. et al. High-performance ZnO nanowire field effect transistor using self-aligned nanogap gate electrodes. *Appl. Phys. Lett.* **89**, 263102 (2006).
- Moon, T.-H. et al. Chemical surface passivation of HfO<sub>2</sub> films in a ZnO nanowire transistor. *Nanotechnology* **17**, 2116–2121 (2006).
- Ju, S. et al. Low operating voltage single ZnO nanowire field-effect transistors enabled by self-assembled organic gate nanodielectrics. *Nano Lett.* **5**, 2281–2286 (2005).
- Ju, S. H. et al. High performance 2.2" QCF full color AMOLED displays based on electrophosphorescence. *SID 02 DIGEST* **37.3**, 1096–1099 (2002).
- Rao, S., Huang, L., Setyawan, W. & Hong, S. Nanotube electronics: Large-scale assembly of carbon nanotubes. *Nature* **425**, 36–37 (2003).
- Wu, Y., Xiang, J., Yang, C., Lu, W. & Lieber, C. M. Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures. *Nature* **430**, 61–65 (2004).
- Joseph, V. R. et al. Electronic connection to the interior of a mesoporous insulator with nanowires of crystalline RuO<sub>2</sub>. *Nature* **406**, 169–172 (2000).
- Huang, Y., Duan, X., Wei, Q. & Lieber, C. M. Directed assembly of one-dimensional nanostructures into functional networks. *Science* **291**, 630–633 (2001).
- Kuykendall, T. et al. Crystallographic alignment of high-density gallium nitride nanowire arrays. *Nature Mater.* **3**, 524–528 (2004).
- Duan, X. et al. High-performance thin-film transistors using semiconductor nanowires and nanoribbons. *Nature* **425**, 274–278 (2003).
- Menard, E., Lee, K. J., Khang, D. Y., Nuzzo, R. G. & Rogers, J. A. A printable form of silicon for high performance thin film transistors on plastic substrates. *Appl. Phys. Lett.* **84**, 5398–5400 (2004).
- Ju, S. et al. n-Type field-effect transistors using multiple Mg-doped ZnO nanorods. *IEEE Trans. Nanotech.* (in the press).
- Wang, D. et al. Germanium nanowire field-effect transistors with SiO<sub>2</sub> and high-κ HfO<sub>2</sub> gate dielectrics. *Appl. Phys. Lett.* **83**, 2432–2434 (2003).
- Vashaee, D. et al. Electrostatics of nanowire transistors with triangular cross sections. *J. Appl. Phys.* **99**, 54310 (2006).

## Acknowledgements

We thank Samsung SDI for providing substrate materials and measuring the ITO work function. This work was supported in part by the NASA Institute for Nanoelectronics and Computing under grant NCC-2-1363 and the Northwestern University MRSEC under grant DMR-0520513. Correspondence and requests for materials should be addressed to T.J.M. and D.B.J.

## Author contributions

All authors contributed equally to this work and all discussed the results and commented on the manuscript.

## Competing financial interests

The authors declare no competing financial interests.

Reprints and permission information is available online at <http://npg.nature.com/reprintsandpermissions/>