

1 High performance In_2O_3 nanowire transistors using organic gate 2 nanodielectrics

3 Sanghyun Ju,¹ Fumiaki Ishikawa,² Pochiang Chen,² Hsiaokang Chang,² Chongwu Zhou,²
4 Young-geun Ha,³ Jun Liu,³ Antonio Facchetti,³ Tobin J. Marks,³ and David B. Janes^{4,a)}

5 ¹Department of Physics, Kyonggi University, Suwon, Kyonggi-Do 442-760, Republic of Korea

6 ²Department of Electrical Engineering, University of Southern California, Los Angeles, California 90089,
7 USA

8 ³Department of Chemistry and the Materials Research Center, and the Institute for Nanoelectronics and
9 Computing, Northwestern University, Evanston, Illinois 60208-3113, USA

10 ⁴School of Electrical and Computer Engineering, and Birck Nanotechnology Center, Purdue University,
11 West Lafayette, Indiana 47907, USA

12 (Received 20 December 2007; accepted 7 May 2008)

13 We report the fabrication of high performance nanowire transistors (NWTs) using In_2O_3 nanowires
14 as the active channel and a self-assembled nanodielectric (SAND) as the gate insulator. The
15 SAND-based single In_2O_3 NWTs are controlled by individually addressed gate electrodes. These
16 devices exhibit *n*-type transistor characteristics with an on current of $\sim 25 \mu\text{A}$ for a single In_2O_3
17 nanowire at $2.0V_{\text{ds}}$, $2.1V_{\text{gs}}$, a subthreshold slope of 0.2 V/decade, an on-off current ratio of 10^6 , and
18 a field-effect mobility of $\sim 1450 \text{ cm}^2/\text{V s}$. These results demonstrate that SAND-based In_2O_3 NWTs
19 are promising candidates for high performance nanoscale logic technologies. © 2008 American
20 Institute of Physics. [DOI: 10.1063/1.2937111]

21

22 Recently, there have been several studies of nanowire
23 transistors (NWTs) aimed at achieving high performance and
24 reliable transistor response characteristics. One potential ap-
25 plication of NWTs is to replace polysilicon (poly-Si) or
26 amorphous-silicon (α -Si) thin-film transistors (TFTs) cur-
27 rently used in displays, sensors, solar cells, and other opto-
28 electronic devices.¹⁻⁴ NWTs have several attractions versus
29 poly-Si TFTs and α -Si TFTs, in terms of high mobility, op-
30 tical transparency (for large band-gap nanowires), and me-
31 chanical flexibility. These characteristics could allow higher
32 frequency TFT operation and enable flexible/transparent
33 electronics. For instance, future light-emitting diode-based
34 displays could be integrated with optically transparent win-
35 dows and/or operate at far lower power by enhancing the
36 pixel aperture ratio. The latter parameter can be increased,
37 for a given pixel spacing, by either stacking transparent TFT
38 layers or significantly reducing the area required for the drive
39 transistor. However, consideration of the NW-based device
40 performance metrics reported to date reveals that there is
41 significant room for improvement before NWT-derived driv-
42 ing and switching elements can be assembled into useful
43 electronic circuits. Among several possible semiconducting
44 nanowire materials, In_2O_3 is one of the most promising be-
45 cause of its easy access, chemical stability, and wide band
46 gap (3.6 eV).⁵⁻⁸ This combination of unique materials prop-
47 erties and the fundamental advantages of the quasi-one-
48 dimensional nanowire electronic structure underscore the po-
49 tential of In_2O_3 NWTs for advanced electronic applications
50 requiring high transistor performance, optical transparency,
51 and mechanical flexibility. In this study, we report signifi-
52 cantly enhanced performance metrics for NWTs consisting
53 of individual In_2O_3 nanowires as channels combined with a
54 self-assembled organic nanodielectric⁹ (SAND) as the gate
55 insulator. The present SAND-based In_2O_3 NWTs demon-

strate considerable advances in performance over previously
56 reported NWTs employing In_2O_3 or other mid/wide bandgap
57 NWTs, especially in terms of greatly improved field-effect
58 mobility and high on-current densities.¹⁰⁻¹⁶

59
60 A cross-sectional view of the present NWT structure is
61 shown in Fig. 1(a). Starting with a Corning 1737 glass sub-
62 strate coated with a 500 nm SiO_2 buffer layer, individually
63 addressable, transparent indium tin oxide (ITO) bottom-gate
64 electrodes were deposited by ion-assisted deposition and
65 photolithographically patterned. This individually address-
66 able gate structure affords a high level of circuit integration




FIG. 1. (Color online) SAND-based In_2O_3 NWTs. (a) Cross-sectional view of the device structure. (b) Top-view FE-SEM images of the device region. Scale bar = 1.5 μm . (c) Source/nanowire/drain cross-section band diagram at $V_{\text{gs}}=0 \text{ V}$.

a) Author to whom correspondence should be addressed. Electronic addresses: janess@ccn.purdue.edu and david.b.janes.1@purdue.edu.




FIG. 2. (Color online) Measured characteristics of a representative SAND-based In_2O_3 NWT. (a) Drain current versus gate-source voltage (I_{ds} - V_{gs}) characteristics at $V_d=0.5$ V. Green, red, and blue data points correspond to linear-scale I_{ds} - V_{gs} , log-scale I_{ds} - V_{gs} , and mobility μ . (b) Drain current vs drain-source voltage (I_{ds} - V_{ds}) characteristics for various values of V_{gs} (-0.3 to 2.1 V in 0.3 V steps).

(k_{eff}) is ~ 3.0 , the device channel length (L) is ~ 1.5 μm , and the radius (r) of the In_2O_3 NW is 10 nm. The measured g_m at $V_d=0.5$ V, along with a Gaussian fit to the data, is illustrated in Fig. 3(a). The g_m peaks at ~ 5.87 μS , at $V_g \sim 1$ V, and falls off with increasing gate voltage. The corresponding μ is plotted versus gate bias in Fig. 2(a) and varies from ~ 1450 $\text{cm}^2/\text{V s}$ to ~ 300 $\text{cm}^2/\text{V s}$ over the measured gate bias range. The peak mobility values of two other devices with from the same sample batch, with nominally identical structures, are ~ 1200 and 1170 $\text{cm}^2/\text{V s}$. The peak value, which is typically quoted as the mobility in comparable devices, significantly exceeds In_2O_3 NW mobilities ($\mu = 6.93$ – 279 $\text{cm}^2/\text{V s}$) reported in other devices^{10–13} and in single-crystal In_2O_3 (~ 160 $\text{cm}^2/\text{V s}$).¹⁸ It is expected that the NW single-crystal nature along with the quasi-one-dimensional electronic structure, which inhibits low-angle scattering, contributes to the very large FET mobility. In addition, the SAND gate dielectric has previously been found to enable high performance in other oxide NWs.¹⁹

Several aspects of the observed current-voltage characteristics can be attributed to the effects of the contacts. While an ideal long-channel metal-oxide-semiconductor field-effect transistor (MOSFET) model describes the low V_{ds} data, the behavior at large V_{ds} deviates from the ideal MOSFET model both in terms of the nonsquare law relationship versus V_{gs} and the relatively large drain conductance. Based on calculated electrostatic screening lengths,²⁰ the characteristic length over which the bands bend at the metal-semiconductor (M-S) contact interface, as illustrated in Fig. 1(c), is estimated to be ~ 30 nm. This characteristic length

using NWTs. The SAND gate dielectric (~ 15 nm) was then deposited using a layer-by-layer wet chemical process and provides a large capacitance of ~ 180 nF/cm^2 with an electric breakdown field of ~ 7 MV/cm . The conformal SAND provides excellent edge coverage, resulting in low interlayer leakage in the gate and source-drain overlap regions. This high performance gate dielectric allows the channel potential to be modulated at relatively low gate voltages. The In_2O_3 nanowires, which were synthesized via laser ablation,¹⁰ are not intentionally doped, but are believed to be lightly n type. The nanowires were suspended in isopropanol solution and then deposited onto the patterned substrates. Aluminum source/drain electrodes (~ 130 nm) were then deposited by electron-beam evaporation. Figure 1(b) shows a field-emission scanning electron (FE-SEM) micrograph of a single In_2O_3 nanowire confined between the source/drain electrodes. The diameter and length of the In_2O_3 nanowires are 20 nm and 1.5 μm , respectively. The corresponding band diagram (source/NW/drain cross section for an aluminum contact structure) for a NWT at $V_{gs}=0$ V is shown in Fig. 1(c). The electron affinity of In_2O_3 ($\chi_{\text{In}_2\text{O}_3}$) is 3.7 eV, and the bulk Fermi level position for moderate doping is estimated to be $(E_e-E_f)=0.6$ eV, yielding an effective work function $\Phi_{\text{In}_2\text{O}_3}=4.54$ eV for n -type material. Al source/drain contacts ($\Phi_{\text{Al}}=4.28$ eV) are therefore expected to form relatively low interface barrier heights to n -type In_2O_3 NWs.

The present In_2O_3 NWTs exhibit excellent n -type transistor characteristics. All the NWT performance parameters reported here correspond to devices treated with ozone on the nanowire regions¹⁷ with O_2 plasma polishing on the source-drain contact region to maximize device performance. Figure 2(a) shows the drain current versus gate-source voltage (I_{ds} - V_{gs}) characteristics for a representative single In_2O_3 NWT, on both linear and semilog scales, as well as the measured field-effect mobility inferred from the transconductance (g_m) at the respective gate voltage. The device exhibits a subthreshold slope (S) of 0.2 V/decade, an on-off current ratio ($I_{\text{on}}/I_{\text{off}}$) of 10^6 , and a threshold voltage (V_{th}) of 0.0 V. The drain current versus drain-source voltage (I_{ds} - V_{ds}) characteristics of a representative NWT are shown in Fig. 2(b). These devices exhibit no evidence of saturation of the I_{ds} in the investigated potential bias range and exhibit an $I_{\text{on}} \sim 25$ μA for the single In_2O_3 nanowire at $V_{ds}=2.0$ V, $V_{gs}=2.1$ V, respectively. Although a possible mechanism for the nonideal I_{ds} - V_{ds} curve at high gate voltages might be ascribed to nanowire body leakage, in fact the measured leakage current through the SAND layer is only 30 – 40 pA at 4 V, indicating negligible leakage current through the gate dielectric. In order to allow direct comparison to other reported transistor performance data, including other NWTs, I_{on} can be expressed in terms of a current density of $\sim 8 \times 10^6$ A/cm^2 , assuming uniform current flow throughout the nanowire cross section. The current per unit channel width is greater than 1 $\text{mA}/\mu\text{m}$, considering only the diameter of the nanowire. Importantly, this current level for a single nanowire is sufficient to drive a 176×54 μm^2 size AMOLED pixel at 300 cd/m^2 in current-generation electroluminescent technologies.

The field-effect mobility is extracted from the measured g_m and the calculated gate-to-channel capacitance ($C_i = 2\pi\epsilon_0 k_{\text{eff}} L / \cosh^{-1}(1+t_{\text{ox}}/r)$) using $\mu = dI_{ds}/dV_{gs} \times L^2/C_i$ the effective dielectric constant of SAND




FIG. 3. (Color online) (a) Measured transconductance (g_m) at $V_{ds}=0.5$ V, along with a Gaussian fit to the data. (b) Measured channel conductance (g_d) vs V_{gs} , with various curves corresponding to steps in V_{ds} from 0.0 to 1.8 V.

159 would be reduced by channel charge induced by the gate
 160 potential or due to donor doping, which typically arises from
 161 oxygen vacancies in metal-oxide semiconductors. For this
 162 range of barrier thicknesses, it is expected that the contact
 163 behavior would be dominated by thermionic-field
 164 emission,²¹ which would yield a nonlinear current-voltage
 165 characteristic for the M-S contacts. A prior study on NW
 166 transistors indicated that the effects of such a barrier in series
 167 with the channel included a roll-off in transconductance with
 168 increasing gate bias,²² comparable to that observed in the
 169 present study. Figure 3(b) shows the measured channel con-
 170 ductance (g_d) versus gate voltage for various values of V_d .
 171 Linear series/contact resistance effects, would be expected to
 172 result in a saturation of g_d with increasing V_g .²³ However, no
 173 saturation is observed, indicating that linear series resistance
 174 effects are not dominant factors in the current-voltage (I - V)
 175 characteristics over the present bias range. The curves in Fig.
 176 3(b) for low V_d values are somewhat superlinear, likely due
 177 to increasing conductance of the M-S contact barriers with
 178 increasing gate bias. These observations are consistent with
 179 the modest, but nonzero, M-S contact barrier illustrated in
 180 Fig. 1(c).

181 In conclusion, high performance, transparent NWTs
 182 have been fabricated using single In_2O_3 nanowires as the
 183 active channel, a SAND layer as the gate insulator, alumi-

num as source-drain electrodes, and ITO as the gate elec- 184
 trode. The single In_2O_3 NWTs were operated by individually 185
 addressable gate electrodes, which represents a significant 186
 advance toward circuit fabrication, and outstanding NWT 187
 device performance metrics were obtained using a SAND gate 188
 dielectric and proper processing of the In_2O_3 nanowire. As a 189
 result, we achieved significantly enhanced In_2O_3 NWT de- 190
 vice performance and a significantly greater mobility than 191
 observed in poly-Si TFTs and α -Si TFTs. Since it is desirable 192
 to obtain high μ and a steep S to fabricate rapid-switching 193
 transistors and high-speed logic circuits, these results indi- 194
 cate that SAND-based In_2O_3 NWTs can support the require- 195
 ments of such devices. 196

This work was supported in part by the NASA Institute 197
 for Nanoelectronics and Computing under Grant NCC-2- 198
 1363. 199

- ¹J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, *Nature (London)* **200**
441, 489 (2006). 201
- ²Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, *Nano Lett.* **3**, 202
149 (2003). 203
- ³S. N. Cha, J. E. Jang, Y. Choi, G. W. Ho, D.-J. Kang, D. G. Hasko, M. E. 204
Welland, and G. A. J. Amarantunga, Proceedings of the 38th European
Solid-State Device Research Conference, 2005 (unpublished), Vol. 217. 205
- ⁴W. Kim, A. Javey, R. Tu, J. Cao, Q. Wang, and H. Dai, *Appl. Phys. Lett.* **207**
87, 173101 (2005). 208
- ⁵K. Sreenivas, T. S. Rao, and A. Mansingh, *J. Appl. Phys.* **57**, 384 (1985). 209
- ⁶Y. Shigesato, S. Takaki, and T. Haranoh, *J. Appl. Phys.* **71**, 3356 (1992). 210
- ⁷J. Tamaki, C. Naruo, Y. Yamamoto, and M. Mastuoka, *Sens. Actuators B* **211**
83, 190 (2002). 212
- ⁸M. Liess, *Thin Solid Films* **410**, 183 (2002). 213
- ⁹M.-H. Yoon, A. Facchetti, and T. J. Marks, *Proc. Natl. Acad. Sci. U.S.A.* **214**
102, 4678 (2005). 215
- ¹⁰C. Li, D. Zhang, S. Han, X. Liu, T. Tang, and C. Zhou, *Adv. Mater.* **216**
(Weinheim, Ger.) **15**, 143 (2003). 217
- ¹¹B. Lei, C. Li, D. Zhang, T. Tang, and C. Zhou, *Appl. Phys. A: Mater. Sci.* **218**
Process. **79**, 439 (2004). 219
- ¹²D. Zhang, C. Li, S. Han, X. Liu, T. Tang, W. Jin, and C. Zhou, *Appl. Phys.* **220**
Lett. **82**, 112 (2003). 221
- ¹³N. Pho, H. T. Ng, T. Yamada, M. K. Smith, L. Jun, H. Jie, and M. 222
Meyyappan, *Nano Lett.* **4**, 651 (2004). 223
- ¹⁴S. N. Cha, J. E. Jang, Y. Choi, G. A. J. Amarantunga, G. W. Ho, M. E. 224
Welland, D. G. Hasko, D.-J. Kang, and J. M. Kim, *Appl. Phys. Lett.* **89**, 225
263102 (2006). 226
- ¹⁵T.-H. Moon, M.-C. Jeong, B.-Y. Oh, M.-H. Ham, M.-H. Jeun, W.-Y. Lee, 227
and J.-M. Myung, *Nanotechnology* **17**, 2116 (2006). 228
- ¹⁶Y. W. Heo, L. C. Tien, Y. Kwon, D. P. Norton, S. J. Pearton, B. S. Kang, 229
and F. Ren, *Appl. Phys. Lett.* **85**, 2274 (2004). 230
- ¹⁷S. Ju, K. Lee, D. B. Janes, M.-H. Yoon, A. Facchetti, and T. J. Marks, 231
Nanotechnology **18**, 155201 (2007). 232
- ¹⁸R. L. Weiher, *J. Appl. Phys.* **33**, 2834 (1962). 233
- ¹⁹S. Ju, K. Lee, D. B. Janes, M.-H. Yoon, A. Facchetti, and T. J. Marks, 234
Nano Lett. **5**, 2281 (2005). 235
- ²⁰R.-H. Yan, A. Ourmazd, and K. F. Lee, *IEEE Trans. Electron Devices* **39**, 236
1704 (1992). 237
- ²¹F. A. Padovani and R. Stratton, *Solid-State Electron.* **9**, 695 (1966). 238
- ²²J. Appenzeller, J. Knoch, E. Tutuc, M. Reuter, and S. Guha, Proceedings 239
of 2006 Intl. Elect. Dev. Meeting (IEDM), IEEE, 2006 (unpublished),
Vol. 1. 240
- ²³Z. Yu and P. J. Burke, *Proc. SPIE* **5790**, 246 (2005). 242