

# High-Performance Single-Crystalline Arsenic-Doped Indium Oxide Nanowires for Transparent Thin-Film Transistors and Active Matrix Organic Light-Emitting Diode Displays

Po-Chiang Chen,<sup>†</sup> Guozhen Shen,<sup>†</sup> Haitian Chen,<sup>†</sup> Young-geun Ha,<sup>‡</sup> Chao Wu,<sup>⊥</sup> Saowalak Sukcharoenchoke,<sup>†</sup> Yue Fu,<sup>†</sup> Jun Liu,<sup>‡</sup> Antonio Facchetti,<sup>‡</sup> Tobin J. Marks,<sup>‡</sup> Mark E. Thompson,<sup>§,⊥</sup> and Chongwu Zhou<sup>†,\*</sup>

<sup>†</sup>Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, California 90089, <sup>‡</sup>Department of Chemistry and the Materials Research Center, Northwestern University, Evanston, Illinois 60208, <sup>§</sup>Department of Chemistry, University of Southern California, Los Angeles, California 90089, and <sup>⊥</sup>Mork Family Department of Chemical Engineering and Materials Science, University of Southern California, Los Angeles, California 90089

The concept of transparent electronics (also called invisible circuits) was first proposed in 1997<sup>1</sup> and offers the attraction of optical transparency and, in principle, low-temperature processing. There are currently numerous research efforts on transparent electronics, due to its great potential to make significant commercial impact, including in displays,<sup>2–5</sup> solar cells,<sup>6,7</sup> charge-coupled devices (CCDs),<sup>8</sup> and UV detectors.<sup>9,10</sup> The core technology to realize transparent electronics requires the development of high-performance transparent thin-film transistors (TTFTs), with high device mobilities, moderate carrier concentrations, low threshold voltages, and steep subthreshold slopes.<sup>11</sup> Currently, TTFTs fabricated with amorphous or polycrystalline transparent conducting oxide (TCO) thin films have been widely studied, including ZnO, SnO<sub>2</sub>, CuAlO<sub>2</sub>, and many other semiconductor oxides.<sup>1,12–16</sup> However, TTFTs made from these materials usually exhibit rather low mobilities (0.2–120 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>) and high threshold voltages ( $V_{th} = 10–20$  V).<sup>14–17</sup> For instance, TTFTs with amorphous indium gallium oxide ( $\alpha$ -IGO) films display device mobility of 7 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, a current on–off ratio of 10<sup>4</sup>, and an inverter gain of 1.5 on glass substrates.<sup>18</sup> These results clearly indicate that the performance of TCO thin-film-based TTFTs may limit their operation in high-frequency applications and has significant room for further improvement.

**ABSTRACT** We report high-performance arsenic (As)-doped indium oxide (In<sub>2</sub>O<sub>3</sub>) nanowires for transparent electronics, including their implementation in transparent thin-film transistors (TTFTs) and transparent active-matrix organic light-emitting diode (AMOLED) displays. The As-doped In<sub>2</sub>O<sub>3</sub> nanowires were synthesized using a laser ablation process and then fabricated into TTFTs with indium–tin oxide (ITO) as the source, drain, and gate electrodes. The nanowire TTFTs on glass substrates exhibit very high device mobilities ( $\sim 1490$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>), current on/off ratios ( $5.7 \times 10^6$ ), steep subthreshold slopes (88 mV/dec), and a saturation current of 60  $\mu$ A for a single nanowire. By using a self-assembled nanodielectric (SAND) as the gate dielectric, the device mobilities and saturation current can be further improved up to 2560 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and 160  $\mu$ A, respectively. All devices exhibit good optical transparency ( $\sim 81\%$  on average) in the visible spectral range. In addition, the nanowire TTFTs were utilized to control green OLEDs with varied intensities. Furthermore, a fully integrated seven-segment AMOLED display was fabricated with a good transparency of 40% and with each pixel controlled by two nanowire transistors. This work demonstrates that the performance enhancement possible by combining nanowire doping and self-assembled nanodielectrics enables silicon-free electronic circuitry for low power consumption, optically transparent, high-frequency devices assembled near room temperature.

**KEYWORDS:** transparent electronics · metal oxide nanowire synthesis · self-assembled gate dielectric (SAND) · AMOLED display

Recently, one-dimensional (1-D) nanostructured materials, including single-walled carbon nanotubes (SWNTs) and semiconductor metal oxide nanowires, have been considered as another material choice for TTFT fabrications.<sup>19–22</sup> In comparison to conventional TCO-based TTFTs, nanomaterials synthesized through a simple chemical vapor deposition (CVD) method can easily provide high-quality single-crystalline nanostructures, which are highly desirable in most electronic and optoelectronic devices.<sup>23–25</sup> In addition, nanostructured material-based TTFTs have added advantages, such as versatile

\*Address correspondence to chongwuz@usc.edu.

Received for review June 29, 2009 and accepted September 9, 2009.

Published online October 20, 2009.  
10.1021/nn900704c CCC: \$40.75

© 2009 American Chemical Society

compatibility with a variety of device substrates, which thereby extends their applicability to flexible electronics, due to the compatibility of nanostructured TTFTs with low-temperature processing. Among these nanomaterials, the  $\text{In}_2\text{O}_3$  nanowire having a wide energy gap ( $\sim 3.75$  eV), a single-crystalline nanostructure, and high device mobility is one of the best candidates for high-performance TTFTs.<sup>20,26</sup> Our research group and Ju *et al.* have also demonstrated  $\text{In}_2\text{O}_3$  nanowire TTFTs with a device mobility as high as  $514 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . However, this performance is still low compared to nontransparent devices,<sup>27</sup> raising the question of whether further improvement might be possible through doping of the nanowires. While doping methods have been employed for controlling carrier concentration and transport properties in nanowires, their effects are not always predictable and remain a challenging issue in nanoelectronics science and technology, which constrains nanowire-based TTFT applications.<sup>21,28</sup>

In considering the enablers of next-generation displays, having good optical transparency and/or mechanical flexibility, high-performance transparent and/or flexible TFTs will be essential. For example, the circuitry of an AMOLED pixel usually contains one driving transistor and one switching transistor. The driving transistors must carry sufficient current to the OLED pixels, and the switching transistors must be able to operate at 60–120 Hz for the human eye to see an integrated image of successively presented patterns in a video display (so-called retinal persistence). Currently, polycrystalline silicon (*poly-Si*) and amorphous silicon (*a-Si*) are widely used as the “back-panel” electronics for AMOLED displays. However, these back-panels are usually optically opaque, not compatible with flexible substrates, and have drawbacks such as low mobilities, high threshold voltages, and, in the case of *a-Si*, poor current-carrying capacity.<sup>11</sup>

In this contribution, we first report the synthesis of arsenic (As)-doped  $\text{In}_2\text{O}_3$  nanowires on  $\text{Si}/\text{SiO}_2$  substrates and then fabricate TTFTs by transferring the doped nanowires to glass substrates with prepatterned indium–tin oxide (ITO) gate electrodes and an  $\text{Al}_2\text{O}_3$  or a self-assembled nanodielectric (SAND) gate insulator, followed by patterning transparent ITO source and drain electrodes. It will be seen that the as-fabricated As-doped  $\text{In}_2\text{O}_3$  nanowire TTFTs perform as typical n-type FETs with a high device mobility ( $1490 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ) and optical transparency of near 81% in the visible wavelength regime. We further examine the AC gain of these nanowire TTFTs, to the best of our knowledge, the first AC gain study of nanowire TTFTs. The results indicate good frequency response,  $\sim 1.5$  kHz with a unity-gain frequency of  $\sim 18.8$  GHz. Moreover, we then show that As-doped  $\text{In}_2\text{O}_3$  nanowire TTFTs can be used to drive organic light-emitting diodes (OLEDs) with tunable emitting intensities, including a seven-segment

AMOLED display enabled by a nanowire TTFT “back-panel”.

## RESULTS AND DISCUSSION

### Characterization of Arsenic-Doped Indium Oxide Nanowires.

As-doped  $\text{In}_2\text{O}_3$  nanowires used in this study were grown on a  $\text{Si}/\text{SiO}_2$  substrate by a laser ablation process. In contrast to our previous work<sup>29</sup> using argon mixed with oxygen as the carrier gas, we intentionally added hydrogen to the carrying gas to suppress the oxidation processes and incorporate a small amount of As into the  $\text{In}_2\text{O}_3$  nanowires. The surface morphology and crystal structure of the As-doped  $\text{In}_2\text{O}_3$  nanowires was further characterized by field-emission scanning electron microscopy (FESEM), high-resolution transmission electron microscopy (HRTEM), selected area electron diffraction pattern (SAED), and energy dispersion X-ray spectrometry (EDS). Figure 1a shows a typical SEM image of as-grown As-doped  $\text{In}_2\text{O}_3$  nanowires which are  $\sim 5$ – $10 \mu\text{m}$  long with a diameter of 15–30 nm. A Au/In alloy particle, with a diameter of  $\sim 16$  nm, can be clearly observed at the very tip of the nanowire, supporting growth *via* a so-called vapor–liquid–solid (VLS) growth mechanism (Figure 1a, inset). In addition, the As-doped  $\text{In}_2\text{O}_3$  nanowires have perfectly smooth surfaces without any amorphous coating and have extremely uniform diameters. To further evaluate the composition of the As-doped  $\text{In}_2\text{O}_3$  nanowires, EDS was performed during the TEM investigation. Figure 1b shows a typical EDS spectrum of an individual As-doped  $\text{In}_2\text{O}_3$  nanowire, which indicates the presence of As elements in  $\text{In}_2\text{O}_3$  nanowires. The atomic ratio of In/As is estimated to be 100:4. The atomic density of indium atoms in  $\text{In}_2\text{O}_3$  is about  $3.12 \times 10^{22} \text{ atom}/\text{cm}^3$ ,<sup>30</sup> and the dopant density of 4% As dopants can be estimated to be  $1.25 \times 10^{21} \text{ atom}/\text{cm}^3$ . However, the actual amount of As atoms incorporated into the crystal sites of  $\text{In}_2\text{O}_3$  nanowires is not clear and required more detailed experiments.

The crystallography of these As-doped nanowires was also studied using HRTEM and SAED. HRTEM confirms that each As-doped  $\text{In}_2\text{O}_3$  nanowire has a perfect single-crystalline structure without any noticeable dislocations or defects, and the corresponding SAED reveals that the phase of As-doped nanowires is body-centered cubic (bcc), as shown in Figure 1c. The interspacing between each plane is 0.506 nm, corresponding to the (200) plane in the bcc As-doped  $\text{In}_2\text{O}_3$  nanowire crystal structure (shown in Figure 1d), with the lattice constant (*a*) of 1.012 nm slightly expanded *versus* that of undoped  $\text{In}_2\text{O}_3$  nanowires (*a* = 1.01 nm).<sup>29</sup> The expanded lattice constant can be attributed to the incorporation of As into the  $\text{In}_2\text{O}_3$  nanowires. Taken together, these results indicate that these nanowires grown using the present laser ablation process exhibit high crystalline quality, with the  $\text{In}_2\text{O}_3$  nanowire structural integrity preserved after As dopant incorporation.




Figure 1. (a) SEM image of As-doped indium oxide nanowires. Inset figure shows an As-doped nanowire with a catalyst particle at the very tip (inset). (b) EDS spectrum showing the chemical composition of the As-doped indium oxide nanowires. (c) Corresponding HRTEM image of a single As-doped  $\text{In}_2\text{O}_3$  nanowire with a diameter of  $\sim 16$  nm. The electron diffraction pattern reveals a bcc crystal structure of As-doped  $\text{In}_2\text{O}_3$  nanowire (inset). (d) In another HRTEM image, the (100) planes are clearly visible and oriented perpendicular to the vertical axis.


**Electronic Transport Characteristics of As-Doped  $\text{In}_2\text{O}_3$  Nanowire TTFTs.** It is well-known that doping processes can substantially enhance the electrical properties of nanowire materials in a controlled fashion, and that zinc, antimony, and arsenic are all effective n-type dopants which increase the carrier concentration in  $\text{In}_2\text{O}_3$  thin films.<sup>31,32</sup> Here we focus on As-doped  $\text{In}_2\text{O}_3$  nanowires as the semiconductor in TTFT devices. After the nanowire synthesis, the as-grown nanowires were removed from the Si/SiO<sub>2</sub> substrates by ultrasonication to yield a suspension in isopropyl alcohol (IPA) and were then dispersed onto an ITO substrate with 50 nm  $\text{Al}_2\text{O}_3$  dielectric. The process was performed repeatedly until the desired nanowire density was achieved, and then ITO was deposited as source and drain electrodes. The nanowire orientation is random, but with desired density, we can achieve a yield of 80% for the transistors. Figure 2a shows a schematic of an As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT on an ITO glass substrate, with an atomic layer deposition (ALD)-derived high- $k$   $\text{Al}_2\text{O}_3$  (thickness of 50 nm,  $k_{\text{eff}} \sim 9.0$ ) dielectric layer, and ion-assisted deposition-derived (IAD) ITO (thickness of 100 nm, sheet resistance  $\sim 60 \Omega/\square$ ) source and drain electrodes, with the semiconductor-doped metal oxide nanowires as the active channel. Details can be found in the Supporting Information. Figure 2b displays the optical image of an As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT substrate, with the background photograph visible through the transis-

tor regions. The transmittance spectrum in the Supporting Information (Figure S3) reveals  $\sim 81\%$  optical transmission, essentially identical to that of bare glass or glass/ITO substrates.

Detailed electronic transport measurements were carried out to characterize the electronic properties of single As-doped  $\text{In}_2\text{O}_3$  nanowire TTFTs. The measured drain current ( $I_{\text{ds}}$ ) versus source–drain voltage ( $V_{\text{DS}}$ ) characteristics of a representative single nanowire TTFT is shown in Figure 2c. The channel length of the as-fabricated TTFTs is  $\sim 1.8 \mu\text{m}$ , shown in the inset SEM image of Figure 2d (scale bar =  $1 \mu\text{m}$ ). The device exhibits typical enhancement-mode n-type semiconductor transistor behavior with an on-current ( $I_{\text{on}}$ ) of  $\sim 60 \mu\text{A}$ , while  $V_{\text{g}} = 4.5$  V and  $V_{\text{DS}} = 3$  V. Note that doping helps to reduce the contact resistance in  $\text{In}_2\text{O}_3$  nanowire FETs, shown by the absence of a Schottky barrier in Figure 2c.

Figure 2d shows the drain current ( $I_{\text{ds}}$ ) versus gate voltage ( $V_{\text{g}}$ ) characteristics for a single transparent As-doped  $\text{In}_2\text{O}_3$  nanowire transistor. The doped  $\text{In}_2\text{O}_3$  nanowire devices display  $I_{\text{on}}/I_{\text{off}} = 5.7 \times 10^6$ , a peak subthreshold slope ( $S$ ) = 88 mV/dec, and threshold voltage ( $V_{\text{T}}$ ) = 0.5 V, while  $V_{\text{DS}} = 200$  mV. The mobility ( $\mu$ ) was calculated from the maximum transconductance by applying the eqs 1 and 2.<sup>20</sup>

$$\text{device mobility } (\mu) = \frac{L^2}{V_{\text{DS}} C_i} \times \frac{dI_{\text{DS}}}{dV_{\text{g}}} \quad (1)$$



**Figure 2.** Fabrication of fully transparent As-doped  $\text{In}_2\text{O}_3$  nanowire transistors. (a) Schematic diagram of As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT fabricated on an ITO glass substrate, with ALD-deposited  $\text{Al}_2\text{O}_3$  or SAND as the dielectric layer and IAD-deposited ITO as source and drain electrodes. (b) Optical photograph of fully transparent As-doped  $\text{In}_2\text{O}_3$  nanowire transistors. The substrate area is marked with a yellow frame for clarity. (c) Family of  $I_{\text{DS}}-V_{\text{DS}}$  curves of a single As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT with the channel length of  $1.8 \mu\text{m}$ . The gate voltage varied from  $-4.5$  to  $4.5 \text{ V}$  in a step of  $1.5 \text{ V}$  from bottom to top. Inset: SEM image of an As-doped  $\text{In}_2\text{O}_3$  nanowire bridging ITO electrodes. (d) Current versus gate voltage ( $I_{\text{DS}}-V_{\text{g}}$ ) plot in the linear regime ( $V_{\text{DS}} = 200 \text{ mV}$ ). Red, green, and blue curve correspond to linear-scale  $I_{\text{DS}}-V_{\text{g}}$ , log scale  $I_{\text{DS}}-V_{\text{g}}$ , and  $\mu$ , respectively. Inset shows an SEM image of the nanowire transistor. (e) Measurement setup showing As-doped  $\text{In}_2\text{O}_3$  nanowire transistor configured as a common-source amplifier. (f) Frequency response of AC gain of As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT. Solid blue line shows the measured frequency response of As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT; dashed red line represents the simulated data of As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT. The green solid line shows simulation data for an optimized As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT. (g) Bilateral small-signal model used in this study.

where  $L$  is the channel length and  $C_i$  is the specific capacitance of single doped nanowire calculated as follows<sup>26</sup>

$$C_i = 2\pi\epsilon_0\epsilon_s L / \ln(2h/r) \quad (2)$$

where,  $r$  is the radius of doped  $\text{In}_2\text{O}_3$  nanowires,  $h$  is the thickness of the dielectric layer, and  $\epsilon_s$  is the dielectric

constant of ALD-deposited  $\text{Al}_2\text{O}_3$ . It is found that the device mobility varies from  $\sim 1080$  to  $1490 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  as the gate bias is increased from  $1.0$  to  $3.0 \text{ V}$ . In comparisons to other nanowire TFTs, the present mobilities are substantially greater, with  $\text{ZnO} = 20 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,  $\text{In}_2\text{O}_3 = 35 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , and  $\text{SnO}_2 = 15 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>11</sup> This can be understood from the single-crystal nature of the As-doped  $\text{In}_2\text{O}_3$  nanowires and the formation of relatively high-quality interfaces. Note that the present device performance rivals or exceeds that of previously reported doped and undoped metal oxide nanowire TTFTs.<sup>20,21,33,34</sup> Table 1 summarizes the relevant data which suggest that the As doping should significantly enhance overall nanowire device performance. Detailed statistical study of 10 single nanowire TTFTs (Figure S2, Supporting Information) reveals that the device mobility is  $1200 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  on average with a standard deviation of  $210 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , the subthreshold voltage is  $170 \text{ mV/dec}$  with a standard deviation of  $90 \text{ mV/dec}$ , and the  $I_{\text{on}}/I_{\text{off}}$  ratio is from  $10^5$  to  $10^7$ .

To further modify device performance, the  $50 \text{ nm}$   $\text{Al}_2\text{O}_3$  gate dielectric was replaced with an organic self-assembled nanodielectric (SAND), layer (thickness  $\sim 16 \text{ nm}$ ,  $k_{\text{eff}} \sim 5$ ; see the Supporting Information for details).<sup>35</sup> The mobility of a single As-doped  $\text{In}_2\text{O}_3$  nanowire TFT is enhanced to  $\sim 2560 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for  $V_{\text{g}}$  and  $V_{\text{DS}} = 4.4$  and  $200 \text{ mV}$ , respectively. In addition,  $I_{\text{on}}$  is increased to  $160 \mu\text{A}$  at  $V_{\text{g}} = 3.0 \text{ V}$  and  $V_{\text{DS}} = 1.5 \text{ V}$ , and  $S$  increased to  $149 \text{ mV/dec}$  (Figure S1a,b in the Supporting Information). These SAND effects can be attributed to the advantageous characteristics of the high-capacitance dipolar organic nanoscopic dielectrics.<sup>36,37</sup> A similar  $I_{\text{on}}/I_{\text{off}}$  ratio ( $\sim 10^4$ ) was previously reported for  $\text{ZnO/SAND}$  nanowire TFTs<sup>38</sup> and may result from the gate leakage

current. The gate leakage current was measured between the source/drain pads and the back gate electrode (with overlapping area of  $\sim 2 \times 10^5 \mu\text{m}^2$ ) to be about  $1 \text{ nA}$  for the  $16 \text{ nm}$  SAND dielectric and  $20 \text{ pA}$  for

**TABLE 1. Summary of the Electronic Properties of Different Doped and Undoped Metal Oxide Material-Based TTFTs**

Material	on current ( $\mu\text{A}$ )	mobility ( $\text{cm}^2/\text{V}\cdot\text{s}$ )	on/off ratio	subthreshold slope (mV/dec)	ref
$\text{In}_2\text{O}_3$ NW	<1	98.1	$2 \times 10^4$	N/A	25
$\text{In}_2\text{O}_3$ NW	10	514	$10^6$	160	19
$\text{In}_2\text{O}_3$ thin film	800	120	$10^5$	80	12
ZnO	2	96	$10^6$	300	19
Ta-SnO <sub>2</sub> NW	20	120	$10^5$	270	20
Sb-SnO <sub>2</sub> NW	22	550	$10^5$	170	33
Zn-In <sub>2</sub> O <sub>3</sub> NW	8.5	80	$10^6$	700	34
As-In <sub>2</sub> O <sub>3</sub> NW	60	1490	$5.7 \times 10^6$	88	this work

the 50 nm  $\text{Al}_2\text{O}_3$  dielectric at  $V_g = 3$  V. This gate leakage current for SAND dielectric sets a lower limit for the off current that can be reliably measured and is likely a reason for the observed  $I_{\text{on}}/I_{\text{off}}$  ratio of  $10^4$  for the SAND-gated devices. We note that much of the measured leakage current may be conduction between the source/drain pads and the back gate electrode underneath, and thus the leakage current could be greatly reduced by using a patterned gate electrode with minimized overlap with the source and drain electrodes. Means to suppress this are under further investigation.


The present devices exhibit high mobilities and steep subthreshold slopes, which are desired properties for fast device operation, such as switching transistors in AMOLED displays. The unity-gain frequency of the nanowire TTFTs was estimated using eq 3, where  $V_g - V_T$  is the gate overvoltage (the applied gate voltage in excess of the threshold voltage).<sup>39</sup>

$$f_T = \frac{\mu(V_g - V_T)}{2\pi L^2} \quad (3)$$


In this approximation, the unity-gain frequency of our TTFTs can reach 18.8 GHz. In addition, we also investigated the AC gain and radio frequency response (RFR) from the As-doped  $\text{In}_2\text{O}_3$  nanowire TTFTs. Figure 2e shows the experimental setup for AC measurements. The nanowire TTFT is configured as common-source amplifier, and DC offsets are applied to the gate and drain electrodes to bias it in saturation, near the maximum  $g_m$  ( $\sim 1.8 \mu\text{S}$ ). Figure 2f shows the RFR of the device measured by applying digital signal processing (DSP) to the time domain signals (blue line), simulated data for the as-fabricated TTFT (red line), and simulated data for an optimized device structure (green line). A gain of  $\sim 6$  dB can be observed at low frequency with a roll-off around 500 Hz and a cutoff frequency ( $f_{-3\text{dB}}$ ) of  $\sim 1.5$  kHz, which is comparable to earlier work. To understand the frequency response of our As-doped  $\text{In}_2\text{O}_3$  nanowire TTFTs, a bilateral small-signal model<sup>39</sup> (shown in Figure 2g) is

applied to model the AC characteristics of the present TTFTs. The simulated result (red line) agrees well with the measured data, suggesting that the operation frequency is strongly influenced by the parasitic capacitance associated with the source and drain contact electrodes ( $\sim 157$  pF) and the probes ( $\sim 100$  pF). By optimizing the device dimensions and structure (*i.e.*, use short channel widths and reduce overlaps between source and drain contact electrodes) and adopting an active probe ( $\sim 1$  M $\Omega$ ) for the measurements, the cutoff frequency ( $f_{-3\text{dB}}$ ) can be increased to 400 MHz, shown in the Figure 2f (green line). The simulated results, therefore, suggest that As-doped  $\text{In}_2\text{O}_3$  nanowire TTFTs offer great potential in high-frequency device applications. Further optimization of the design toward functional, transparent integrated circuits is in progress.

**Fully Transparent OLED Driving Circuitry.** The ability to fabricate high-performance As-doped  $\text{In}_2\text{O}_3$  nanowire TTFTs enabled further exploration of transparent circuit applications. Controlling a variable-intensity OLED was selected as the next target. Here a monochrome OLED is wire-bonded on a breadboard together with an As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT chip (Figure 3). The inset of Figure 3a shows the circuit diagram of the experimental setup, where one TTFT is connected to an external OLED, and  $V_{\text{dd}}$  is applied to drain of the transistor. By controlling  $V_{\text{in}}$  that provides a gate voltage for the transistor with fixed  $V_{\text{dd}}$ , the voltage drop across the OLED can be controlled. Figure 3a shows the current flowing through the OLED, which is successfully modulated *via*  $V_{\text{in}}$  by a factor of  $\sim 300$ , thus controlling the OLED light intensity, as shown in Figure 3b. OLED light intensity



**Figure 3.** (a) Plot of the output current through the loaded phosphorus OLED ( $I_{\text{OLED}}$ ) versus  $V_{\text{in}}$  with  $V_{\text{dd}}$  at 5.0 V in linear scale (red line) and log scale (blue line), respectively. Inset: Circuit diagram of an OLED driven by a transparent As-doped  $\text{In}_2\text{O}_3$  nanowire transistor. (b) OLED light intensity versus  $V_{\text{in}}$  with  $V_{\text{dd}} = 5.0$  V. Inset: OLED spectrum. (c) Optical images of the OLED under  $V_{\text{in}} = -3.0, 0.0,$  and  $3.0$  V.



**Figure 4.** Application of As-doped  $\text{In}_2\text{O}_3$  nanowire TTFT circuitry to drive a seven-segment AMOLED display. The phosphorus OLED structure is ITO/NPD/CBP:8% Irppy/BCP/LiF/Al. Details can be found in the Supporting Information. (a) Schematic of a seven-segment digit of AMOLED pixel, which consists of one switching transistor (T1), one driving transistor (T2), and one storage capacitor ( $C_{st}$ ). The bias conditions to operate the circuit are  $-5$  to  $5$  V of scan line to full turn-off and turn-on, varying  $-5$  to  $5$  V on the data line,  $3$  V on the  $V_{dd}$  line, and  $0$  V on the cathode line. (b) Optical photograph of fully transparent AMOLED display before OLED layer deposition with the substrate area marked with a yellow frame for clarity. The feature on the background picture is clearly visible. (c) Optical photograph of AMOLED animation. The seven-segment digit displays numbers 1, 3, and 6, respectively.

below  $1 \text{ Cd/m}^2$  is usually defined as the off-state and above  $1 \text{ Cd/m}^2$  as the on-state.<sup>40</sup> Although the present off-state/on-state light intensity ratio is  $\sim 5$ , the effect is clearly visible in Figure 3c, where the OLED is operated with  $V_{in} = -3$  (left),  $0$  (middle), and  $3$  (right) V.

**AMOLED Display and Drive Circuitry.** The discussion above demonstrates the high-performance characteristics of As-doped  $\text{In}_2\text{O}_3$  nanowire/SAND TTFTs, including high device mobility and fast device operation, and can be employed as switching and driving transistors in an AMOLED display circuitry. Here, we go one step further to fabricate an AMOLED display using high-performance As-doped  $\text{In}_2\text{O}_3$  TTFTs based on our earlier collaborative results on AMOLED display fabrication together with our cooperators and colleagues at Purdue University.<sup>41</sup> Figure 4a shows the equivalent circuit diagram of seven-segment AMOLED display circuitry. Note that the driving circuit of each OLED pixel consists of one switching transistor (T1), one driving transistor

(T2), and one storage capacitor ( $C_{st}$ ). T1 is employed to select a specified pixel and transfer data through the data line to the OLED. T2 is employed to control the current supplied to the OLED pixel, which is adjusted by controlling the  $V_g$  of T2, equal to the voltage difference between the ends of  $C_{st}$ . The storage capacitor is employed to store data during one period for time-varying operations. The EL opening area of each segment is  $\sim 0.18 \text{ mm}^2$ .

AMOLED display fabrication begins by patterning the OLED ITO anode and individually addressed bottom gate electrodes by photolithography and wet etching. Next,  $50 \text{ nm}$  ALD  $\text{Al}_2\text{O}_3$  is deposited on the patterned ITO gate and OLED anodes. Following  $\text{Al}_2\text{O}_3$  deposition, contact holes above the OLED anodes, as bottom gate electrode contacts for each pixel, are fabricated through a wet etching process. After that, a suspension of As-doped  $\text{In}_2\text{O}_3$  nanowires in 2-propanol alcohol is dispersed on the device substrate. A thin layer of source and drain electrodes

(20 nm Al) is then deposited by e-beam evaporation and patterned by lift-off. Following source and drain electrode patterning, a 200 nm thick SiO<sub>2</sub> layer is deposited by e-beam evaporation to passivate the device and planarize the nanowire transistors for OLED fabrication. The detail of OLED deposition can be found in the Supporting Information.

Figure 4b shows an optical image of a 1 in. × 1 in. AMOLED display substrate before OLED deposition, with a background image visible through the display region. The optical transmittance spectrum (Figure S3 in the Supporting Information) reveals that the optical transmittance values of the AMOLED display before and after OLED layer deposition are ~81 and ~35% in the visible region, respectively. The optical transmittance should be readily increased using a more transparent OLED design. The display consists of 12 seven-segment OLED pixels, 84 OLED unit pixels, and 156 nanowire TFTs. For each seven-segment OLED pixel, the scan lines for all unit pixels are individually controlled, as are the data lines. Figure 4c shows optical images of the seven-segment pixels with different numerical digits at different data line voltages ( $V_{\text{data}} = -5$  to 5 V) with different scan line voltages ( $V_{\text{scan}} = -5$  to 5 V) and fixed

$V_{\text{dd}} (=3$  V). To the best of our knowledge, this is the first demonstration of a seven-segment AMOLED display driven entirely by TFT circuits.

In summary, we have demonstrated the great potential of As-doped In<sub>2</sub>O<sub>3</sub> nanowires for high-performance transparent electronics. With the aid of arsenic dopants and a self-assembled gate nanodielectric, As-doped In<sub>2</sub>O<sub>3</sub> nanowire TFTs with transparent ITO contacts show good transparency and excellent transistor performance such as high mobility, high on/off ratio, low operation voltage, and steep subthreshold slope. A saturation device mobility of 1490 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> is achieved on glass substrates, which is the highest TFT device mobility reported so far. We further examined the AC gain from a single As-doped In<sub>2</sub>O<sub>3</sub> nanowire TFT, and the results indicate good frequency response and a unity-gain frequency of 18.8 GHz. In addition, the TFTs were further utilized to construct a transparent circuit and used to control a variable-intensity OLED. Moreover, an AMOLED display with good transparency was also fabricated which generates numerical displays. Our results suggest that As-doped In<sub>2</sub>O<sub>3</sub> nanowires have great potential to serve as building blocks for future transparent electronics.

## METHODS

**As-Doped In<sub>2</sub>O<sub>3</sub> Nanowire Synthesis.** Ten nanometer gold nanoparticles were dispersed on a Si/SiO<sub>2</sub> substrate and utilized as catalysts in the nanowire synthesis. The substrate was then placed into a quartz tube at the down stream end of a furnace, while an InAs target was placed at the upper stream of the furnace. During the laser ablation process, the chamber was maintained at 760 Torr, 700 °C with a constant flow of 150 standard cubic centimeters (sccm) of Ar mixed with 10% H<sub>2</sub>. The typical reaction time was about 50 min. After cooling, the samples were characterized using FESEM, TEM, XRD, and EDS.

**Acknowledgment.** C.Z. acknowledges financial support from the SRC FCRP FENA Center and NSF (Grants CCF-0726815 and CCF-0702204 at USC). T.J.M. acknowledges financial support from Grant DMR-0520513 to the Northwestern MRSEC and AFOSR (Grant FA-9550-08-1-0331 at Northwestern). M.E.T. and C.W. acknowledge financial support from Universal Display Corporation.

**Supporting Information Available:** Fabrication details for TFTs and AMOLED. Electrical and optical data figures for TFTs. This material is available free of charge via the Internet at <http://pubs.acs.org>.

## REFERENCES AND NOTES

- Kawazoe, H.; Yasukawa, M.; Hyodo, H.; Kurita, M.; Yanagi, H.; Hosono, H.; Kawaoe, H. p-Type Electrical Conduction in Transparent Thin Films of CuAlO<sub>2</sub>. *Nature* **1997**, *389*, 939–942.
- Hirao, T.; Furuta, M.; Furuta, H.; Matsuda, T.; Hiramatsu, T.; Hokari, H.; Yoshida, M. High Mobility Top-Gate Zinc Oxide Thin-Film Transistors (ZnO-TFTs) for Active-Matrix Liquid Crystal Displays. *SID 06 Digit Digest* **2006**, 18–20.
- Nomura, K.; Ohta, H.; Ueda, K.; Kamiya, T.; Hirano, M.; Hosono, H. Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor. *Science* **2003**, *300*, 1269–1272.
- Chae, J.; Appasamy, S.; Jian, K. Patterning of Indium Tin Oxide by Projection Photoablation and Lift-Off Process for Fabrication of Flat-Panel Displays. *Appl. Phys. Lett.* **2007**, *90*, 261102–261104.
- Rogers, J. A.; Bao, Z.; Baldwin, K.; Dodabalapur, A.; Crone, B.; Raju, V. R.; Kuck, V.; Katz, H.; Amundson, K.; Ewing, J.; Drzaic, P. Paper-like Electronic Displays: Large-Area Rubber-Stamped Plastic Sheets of Electronics and Microencapsulated Electrophoretic Inks. *Proc. Natl. Acad. Sci. U.S.A.* **2001**, *98*, 4835–4840.
- Oregan, G.; Gratzel, M. A Low-Cost, High-Efficiency Solar-Cell Based on Dye-Sensitized Colloidal TiO<sub>2</sub> Films. *Nature* **1991**, *353*, 737–740.
- Minami, T. New n-Type Transparent Conducting Oxides. *MRS Bull.* **2000**, *25*, 38–44.
- Samant, S.; Gopal, A. Study of a Prototype High Quantum Efficiency Thick Scintillation Crystal Video-Electronic Portal Imaging Device. *Medical Physics* **2006**, *33*, 2783–2791.
- Fortunato, E.; Barquinha, P.; Goncalves, A.; Marques, A.; Pereria, L.; Martins, R. Recent Advances in ZnO Transparent Thin Film Transistors. *Thin Solid Films* **2005**, *487*, 205–211.
- Soci, C.; Zhang, A.; Xiang, B.; Dayeh, S.; Aplin, D. P. R.; Park, J.; Bao, X.; Lo, Y.; Wang, D. ZnO Nanowire UV Photodetectors with High Internal Gain. *Nano Lett.* **2007**, *7*, 1003–1009.
- Carcia, P. F.; McLean, R. S.; Reilly, M. H.; Nunes, G., Jr. Transparent ZnO Thin-Film Transistor Fabricated by RF Magnetron Sputtering. *Appl. Phys. Lett.* **2003**, *82*, 1117–1119.
- Wang, L.; Yoon, M. H.; Lu, G.; Yang, Y.; Facchetti, A.; Marks, T. J. High-Performance Transparent Inorganic–Organic Hybrid Thin-Film n-Type Transistors. *Nat. Mater.* **2006**, *5*, 893–900.
- Phillip, J.; Punnoose, A.; Kim, B. I.; Reddy, K. M.; Layne, S.; Holmes, J. O.; Satpati, B.; LeClair, P. R.; Santos, T. S.; Moodera, J. S. Carrier-Controlled Ferromagnetism in Transparent Oxide Semiconductors. *Nat. Mater.* **2006**, *5*, 298–304.

14. Hoffman, R. L.; Norris, B. J.; Wager, J. F. ZnO-Based Transparent Thin-Film Transistors. *Appl. Phys. Lett.* **2003**, *82*, 733–735.
15. Ueda, K.; Hase, T.; Yanagi, H.; Kawazoe, H.; Hosono, H.; Ohta, H.; Orita, M.; Hirano, M. Epitaxial Growth of Transparent p-Type Conducting CuGaO<sub>2</sub> Thin Films on Sapphire (001) Substrates by Pulsed Laser Deposition. *J. Appl. Phys.* **2001**, *89*, 1790–1793.
16. Inoue, S.; Ueda, K.; Hosono, H.; Hamada, N. Electronic Structure of the Transparent p-Type Semiconductor (LaO)CuS. *Phys. Rev. B* **2001**, *64*, 245211–245215.
17. Chiang, H. Q.; Hong, D.; Hung, C. M.; Presley, R. E.; Wager, J. F.; Park, C.-H.; Keszler, D. A.; Herman, G. S. Thin-Film Transistors with Amorphous Indium Gallium Oxide Channel Layers. *J. Vac. Sci. Technol., B* **2006**, *24*, 2702–2705.
18. Gruner, G. Carbon Nanotube Films for Transparent and Plastic Electronics. *J. Mater. Chem.* **2006**, *16*, 3533–3539.
19. Ju, S. Y.; Facchetti, A.; Xuan, Y.; Liu, J.; Ishikawa, F.; Ye, P. D.; Zhou, C. W.; Marks, T. J.; Janes, D. B. Fabrication of Fully Transparent Nanowire Transistors for Transparent and Flexible Electronics. *Nat. Nanotechnol.* **2007**, *2*, 378–384.
20. Dattoli, E. N.; Wan, Q.; Guo, W.; Chen, Y. B.; Pan, X. Q.; Lu, W. Fully Transparent Thin-Film Transistor Devices Based on SnO<sub>2</sub> Nanowires. *Nano Lett.* **2007**, *7*, 2463–2469.
21. Ishikawa, F. N.; Chang, H. K.; Ryu, K.; Chen, P. C.; Badmaev, A.; De Arco, L. G.; Shen, G. Z.; Zhou, C. W. Transparent Electronics Based on Transfer Printed Aligned Carbon Nanotubes on Rigid and Flexible Substrates. *ACS Nano* **2009**, *3*, 73–79.
22. Zhang, W. P.; Zu, R. D.; Wang, Z. L. Nanobelts of Semiconducting Oxides. *Science* **2001**, *291*, 1947–1949.
23. Duan, X.; Huang, Y.; Cui, Y.; Wang, J.; Lieber, C. M. Indium Phosphide Nanowires as Building Blocks for Nanoscale Electronic and Optoelectronic Devices. *Nature* **1998**, *409*, 66–69.
24. Huang, M. H.; Mao, S.; Feick, H.; Yan, H. Q.; Wu, Y. Y.; Kind, H.; Weber, E.; Russo, R.; Yang, P. D. Room-Temperature Ultraviolet Nanowire Nanolasers. *Science* **2001**, *292*, 1897–1899.
25. Zhang, D. H.; Li, C.; Han, S.; Liu, X. L.; Tang, T.; Jin, W.; Zhou, C. W. Electronic Transport Studies of Single-Crystalline In<sub>2</sub>O<sub>3</sub> Nanowires. *Appl. Phys. Lett.* **2003**, *82*, 112–114.
26. Ju, S.; Ishikawa, F. N.; Chen, P. C.; Chang, H. K.; Zhou, C. W.; Ha, Y. G.; Liu, J.; Facchetti, A.; Marks, T. J.; Janes, D. B. High Performance In<sub>2</sub>O<sub>3</sub> Nanowire Transistors Using Organic Gate Nanodielectrics. *Appl. Phys. Lett.* **2008**, *92*, 222105–222107.
27. Xiang, B.; Wang, P.; Zhang, X.; Dayeh, S. A.; Aplin, D. P. R.; Soci, C.; Yu, D.; Wang, D. Rational Synthesis of p-Type Zinc Oxide Nanowire Arrays Using Simple Chemical Vapor Deposition. *Nano Lett.* **2007**, *7*, 323–328.
28. Wager, J. F.; Keszler, D. A.; Presley, R. E. *Transparent Electronics*; Springer: New York, 2008.
29. Li, C.; Zhang, D.; Han, S.; Liu, X.; Tang, T.; Zhou, C. Diameter-Controlled Growth of Single-Crystalline In<sub>2</sub>O<sub>3</sub> Nanowires and Their Electronic Properties. *Adv. Mater.* **2003**, *15*, 143–146.
30. Asikainen, T.; Ritala, M.; Li, W. M.; Lappalainen, R.; Leskela, M. Modifying ALE Grown In<sub>2</sub>O<sub>3</sub> Films by Benzoly Fluoride Pulses. *Appl. Surf. Sci.* **1977**, *112*, 231–235.
31. Lee, C. H.; Kuo, C. V.; Lee, C. L. Effects of Heat Treatment and Ion Doping of Indium Oxide. *Thin Solid Films* **1989**, *173*, 59–66.
32. Tahar, R. B. H.; Ban, T.; Ohya, Y.; Takahashi, Y. Tin Doped Indium Oxide Thin Films: Electrical Properties. *J. Appl. Phys.* **1998**, *83*, 2631–2645.
33. Wan, Q.; Dattoli, E. N.; Lu, W. Doping Dependent Electrical Characteristics of SnO<sub>2</sub> Nanowires. *Small* **2008**, *4*, 451–454.
34. Zhang, W.; Jie, J.; He, Z.; Tao, S.; Fan, X.; Zhou, Y.; Yuan, G.; Luo, L.; Zhang, W.; Lee, C.-S.; Lee, S.-T. Single Zinc-Doped Indium Oxide Nanowire as Driving Transistor for Organic Light-Emitting Diode. *Appl. Phys. Lett.* **2008**, *92*, 153312–153314.
35. DiBenedetto, S.; Facchetti, A.; Ratner, M. A.; Marks, T. J. Molecular Self-Assembled Monolayers and Multilayers as Gate Dielectrics for Organic Thin Film Transistor Applications. *Adv. Mater.* **2009**, *21*, 1407–1433.
36. Ju, S.; Lee, K.; Janes, D. B.; Yoon, M. Y.; Facchetti, A.; Marks, T. J. Nanowire Field-Effect Transistors Enabled by Self-Assembled Organic Gate Nanodielectrics. *Nano Lett.* **2005**, *5*, 2281–2286.
37. Yoon, M. Y.; Facchetti, A.; Marks, T. J.  $\sigma$  -  $\pi$  Molecular Dielectric Multilayers for Low-Voltage Organic Thin-Film Transistors. *Proc. Natl. Acad. Sci. U.S.A.* **2005**, *102*, 4678–4682.
38. Ju, S.; Lee, K.; Yoon, M.-H.; Facchetti, A.; Marks, T. J.; Janes, D. B. High-Performance ZnO Nanowire Field-Effect Transistors with Organic Nanodielectrics: Effects of Metal Contacts and Ozone Treatment. *Nanotechnology* **2007**, *18*, 155201–155211.
39. Akinwande, D.; Close, G. F.; Wong, H.-S. P. Analysis of the Frequency Response of Carbon Nanotube Transistors. *IEEE Trans. Nanotechnol.* **2006**, *5*, 599–605.
40. Kafafi, Z. H. *Organic Electroluminescence*; Taylor & Francis Group: Boca Raton, FL, 2005.
41. Ju, S.; Li, J.; Liu, J.; Chen, P. C.; Ha, Y.; Ishikawa, F.; Chang, H.; Zhou, C.; Facchetti, A.; Janes, D. B.; Marks, T. J. Transparent Active Matrix Organic Light-Emitting Diode Displays Driven by Nanowire Transistor Circuitry. *Nano Lett.* **2008**, *8*, 997–1004.